maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/Transforms/InstCombine/icmp-logical.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

911 lines
29 KiB
LLVM
Raw Normal View History

Revert "Temporarily Revert "Add basic loop fusion pass."" The reversion apparently deleted the test/Transforms directory. Will be re-reverting again. llvm-svn: 358552
2019-04-17 12:52:47 +08:00
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -instcombine -S -o - %s | FileCheck %s
define i1 @masked_and_notallzeroes(i32 %A) {
; CHECK-LABEL: @masked_and_notallzeroes(
; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp ne i32 [[MASK1]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
%mask1 = and i32 %A, 7
%tst1 = icmp ne i32 %mask1, 0
%mask2 = and i32 %A, 39
%tst2 = icmp ne i32 %mask2, 0
%res = and i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_or_allzeroes(i32 %A) {
; CHECK-LABEL: @masked_or_allzeroes(
; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
%mask1 = and i32 %A, 7
%tst1 = icmp eq i32 %mask1, 0
%mask2 = and i32 %A, 39
%tst2 = icmp eq i32 %mask2, 0
%res = or i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_and_notallones(i32 %A) {
; CHECK-LABEL: @masked_and_notallones(
; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp ne i32 [[MASK1]], 7
; CHECK-NEXT: ret i1 [[TST1]]
;
%mask1 = and i32 %A, 7
%tst1 = icmp ne i32 %mask1, 7
%mask2 = and i32 %A, 39
%tst2 = icmp ne i32 %mask2, 39
%res = and i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_or_allones(i32 %A) {
; CHECK-LABEL: @masked_or_allones(
; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 7
; CHECK-NEXT: ret i1 [[TST1]]
;
%mask1 = and i32 %A, 7
%tst1 = icmp eq i32 %mask1, 7
%mask2 = and i32 %A, 39
%tst2 = icmp eq i32 %mask2, 39
%res = or i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_and_notA(i32 %A) {
; CHECK-LABEL: @masked_and_notA(
; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A:%.*]], 78
; CHECK-NEXT: [[TST2:%.*]] = icmp ne i32 [[MASK2]], [[A]]
; CHECK-NEXT: ret i1 [[TST2]]
;
%mask1 = and i32 %A, 14
%tst1 = icmp ne i32 %mask1, %A
%mask2 = and i32 %A, 78
%tst2 = icmp ne i32 %mask2, %A
%res = and i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_and_notA_slightly_optimized(i32 %A) {
; CHECK-LABEL: @masked_and_notA_slightly_optimized(
; CHECK-NEXT: [[TMP0:%.*]] = icmp ugt i32 [[A:%.*]], 7
; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A]], 39
; CHECK-NEXT: [[TST2:%.*]] = icmp ne i32 [[MASK2]], [[A]]
; CHECK-NEXT: [[RES:%.*]] = and i1 [[TMP0]], [[TST2]]
; CHECK-NEXT: ret i1 [[RES]]
;
%tmp0 = icmp uge i32 %A, 8
%mask2 = and i32 %A, 39
%tst2 = icmp ne i32 %mask2, %A
%res = and i1 %tmp0, %tst2
ret i1 %res
}
define i1 @masked_or_A(i32 %A) {
; CHECK-LABEL: @masked_or_A(
; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A:%.*]], 78
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], [[A]]
; CHECK-NEXT: ret i1 [[TST2]]
;
%mask1 = and i32 %A, 14
%tst1 = icmp eq i32 %mask1, %A
%mask2 = and i32 %A, 78
%tst2 = icmp eq i32 %mask2, %A
%res = or i1 %tst1, %tst2
ret i1 %res
}
define i1 @masked_or_A_slightly_optimized(i32 %A) {
; CHECK-LABEL: @masked_or_A_slightly_optimized(
; CHECK-NEXT: [[TMP0:%.*]] = icmp ult i32 [[A:%.*]], 8
; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A]], 39
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], [[A]]
; CHECK-NEXT: [[RES:%.*]] = or i1 [[TMP0]], [[TST2]]
; CHECK-NEXT: ret i1 [[RES]]
;
%tmp0 = icmp ult i32 %A, 8
%mask2 = and i32 %A, 39
%tst2 = icmp eq i32 %mask2, %A
%res = or i1 %tmp0, %tst2
ret i1 %res
}
define i1 @masked_or_allzeroes_notoptimised(i32 %A) {
; CHECK-LABEL: @masked_or_allzeroes_notoptimised(
; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 15
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 0
; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A]], 39
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], 0
; CHECK-NEXT: [[RES:%.*]] = or i1 [[TST1]], [[TST2]]
; CHECK-NEXT: ret i1 [[RES]]
;
%mask1 = and i32 %A, 15
%tst1 = icmp eq i32 %mask1, 0
%mask2 = and i32 %A, 39
%tst2 = icmp eq i32 %mask2, 0
%res = or i1 %tst1, %tst2
ret i1 %res
}
define i1 @nomask_lhs(i32 %in) {
; CHECK-LABEL: @nomask_lhs(
; CHECK-NEXT: [[MASKED:%.*]] = and i32 [[IN:%.*]], 1
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASKED]], 0
; CHECK-NEXT: ret i1 [[TST2]]
;
%tst1 = icmp eq i32 %in, 0
%masked = and i32 %in, 1
%tst2 = icmp eq i32 %masked, 0
%val = or i1 %tst1, %tst2
ret i1 %val
}
define i1 @nomask_rhs(i32 %in) {
; CHECK-LABEL: @nomask_rhs(
; CHECK-NEXT: [[MASKED:%.*]] = and i32 [[IN:%.*]], 1
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASKED]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
%masked = and i32 %in, 1
%tst1 = icmp eq i32 %masked, 0
%tst2 = icmp eq i32 %in, 0
%val = or i1 %tst1, %tst2
ret i1 %val
}
; TODO: This test simplifies to a constant, so the functionality and test could be in InstSimplify.
define i1 @fold_mask_cmps_to_false(i32 %x) {
; CHECK-LABEL: @fold_mask_cmps_to_false(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 2147483647
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = icmp eq i32 %x, 2147483647
%tmp4 = and i1 %tmp3, %tmp2
ret i1 %tmp4
}
; TODO: This test simplifies to a constant, so the functionality and test could be in InstSimplify.
define i1 @fold_mask_cmps_to_true(i32 %x) {
; CHECK-LABEL: @fold_mask_cmps_to_true(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 2147483647
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = icmp ne i32 %x, 2147483647
%tmp4 = or i1 %tmp3, %tmp2
ret i1 %tmp4
}
; PR32401 - https://bugs.llvm.org/show_bug.cgi?id=32401
define i1 @cmpeq_bitwise(i8 %a, i8 %b, i8 %c, i8 %d) {
; CHECK-LABEL: @cmpeq_bitwise(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i8 [[A:%.*]], [[B:%.*]]
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i8 [[C:%.*]], [[D:%.*]]
; CHECK-NEXT: [[CMP:%.*]] = and i1 [[TMP1]], [[TMP2]]
; CHECK-NEXT: ret i1 [[CMP]]
;
%xor1 = xor i8 %a, %b
%xor2 = xor i8 %c, %d
%or = or i8 %xor1, %xor2
%cmp = icmp eq i8 %or, 0
ret i1 %cmp
}
define <2 x i1> @cmpne_bitwise(<2 x i64> %a, <2 x i64> %b, <2 x i64> %c, <2 x i64> %d) {
; CHECK-LABEL: @cmpne_bitwise(
; CHECK-NEXT: [[TMP1:%.*]] = icmp ne <2 x i64> [[A:%.*]], [[B:%.*]]
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne <2 x i64> [[C:%.*]], [[D:%.*]]
; CHECK-NEXT: [[CMP:%.*]] = or <2 x i1> [[TMP1]], [[TMP2]]
; CHECK-NEXT: ret <2 x i1> [[CMP]]
;
%xor1 = xor <2 x i64> %a, %b
%xor2 = xor <2 x i64> %c, %d
%or = or <2 x i64> %xor1, %xor2
%cmp = icmp ne <2 x i64> %or, zeroinitializer
ret <2 x i1> %cmp
}
; ((X & 12) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_0(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 7) == 1) -> (X & 15) == 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 9
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 14) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_1b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 14
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 3) != 0 & (X & 7) == 0) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_2(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_2(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 3
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 7) == 0) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_3(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 8
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 3) == 0) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_3b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 0
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 255) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_4(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 255
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_5(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_6(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 7) != 0 & (X & 15) == 8) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_7(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_7(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 7
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 6) != 0 & (X & 15) == 8) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_7b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_7b(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 6
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 3) != 1) -> !((X & 12) != 0 & (X & 3) == 1)) ->
; no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_0(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 7) != 1) -> !((X & 12) != 0 & (X & 7) == 1) ->
; !((X & 15) == 9) -> (X & 15) != 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 9
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 14) == 0 | (X & 3) != 1) -> !((X & 14) != 0 & (X & 3) == 1) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_1b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 14
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 3) == 0 | (X & 7) != 0) -> !((X & 3) != 0 & (X & 7) == 0) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_2(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_2(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 3
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 7) != 0) -> !((X & 15) != 0 & (X & 7) == 0) ->
; !((X & 15) == 8) -> (X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_3(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 8
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 3) != 0) -> !((X & 15) != 0 & (X & 3) == 0) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_3b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 0
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 255) == 0 | (X & 15) != 8) -> !(((X & 255) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_4(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 255
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 15) != 8) -> !(((X & 15) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_5(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 15) != 8) -> !(((X & 12) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_6(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 7) == 0 | (X & 15) != 8) -> !(((X & 7) != 0 & (X & 15) == 8)) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_7(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_7(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 7
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 6) == 0 | (X & 15) != 8) -> !(((X & 6) != 0 & (X & 15) == 8)) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_7b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_7b(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 6
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp2, %tmp4
ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_0(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 7) == 1) -> (X & 15) == 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 9
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 14) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 14
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 1
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 3) != 0 & (X & 7) == 0) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_2(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_2(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 3
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 7) == 0) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 8
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 3) == 0) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 0
; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp eq i32 %tmp3, 0
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 255) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_4(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 255
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_5(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_6(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 7) != 0 & (X & 15) == 8) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 7
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 6) != 0 & (X & 15) == 8) -> false
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7b(
; CHECK-NEXT: ret i1 false
;
%tmp1 = and i32 %x, 6
%tmp2 = icmp ne i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp eq i32 %tmp3, 8
%tmp5 = and i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 3) != 1) -> !((X & 12) != 0 & (X & 3) == 1)) ->
; no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_0(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 7) != 1) -> !((X & 12) != 0 & (X & 7) == 1) ->
; !((X & 15) == 9) -> (X & 15) != 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 9
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 14) == 0 | (X & 3) != 1) -> !((X & 14) != 0 & (X & 3) == 1) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 14
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 1
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 3) == 0 | (X & 7) != 0) -> !((X & 3) != 0 & (X & 7) == 0) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_2(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_2(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 3
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 7) != 0) -> !((X & 15) != 0 & (X & 7) == 0) ->
; !((X & 15) == 8) -> (X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 8
; CHECK-NEXT: ret i1 [[TMP2]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 7
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 3) != 0) -> !((X & 15) != 0 & (X & 3) == 0) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3b(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 0
; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
; CHECK-NEXT: ret i1 [[TMP5]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 3
%tmp4 = icmp ne i32 %tmp3, 0
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 255) == 0 | (X & 15) != 8) -> !(((X & 255) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_4(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 255
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 15) != 8) -> !(((X & 15) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_5(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 15
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 15) != 8) -> !(((X & 12) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_6(
; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
; CHECK-NEXT: ret i1 [[TMP4]]
;
%tmp1 = and i32 %x, 12
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 7) == 0 | (X & 15) != 8) -> !(((X & 7) != 0 & (X & 15) == 8)) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 7
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}
; ((X & 6) == 0 | (X & 15) != 8) -> !(((X & 6) != 0 & (X & 15) == 8)) ->
; !(false) -> true
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7b(
; CHECK-NEXT: ret i1 true
;
%tmp1 = and i32 %x, 6
%tmp2 = icmp eq i32 %tmp1, 0
%tmp3 = and i32 %x, 15
%tmp4 = icmp ne i32 %tmp3, 8
%tmp5 = or i1 %tmp4, %tmp2
ret i1 %tmp5
}