2021-01-07 02:34:21 +08:00
|
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1030 -verify-machineinstrs < %s | FileCheck -enable-var-scope --check-prefix=GCN %s
|
2020-08-11 00:25:48 +08:00
|
|
|
|
|
|
|
|
; GCN-LABEL: {{^}}shl_base_atomicrmw_global_atomic_csub_ptr:
|
|
|
|
|
; GCN-DAG: v_lshlrev_b64 v{{\[}}[[LO:[0-9]+]]:[[HI:[0-9]+]]{{\]}}, 2, v[4:5]
|
|
|
|
|
; GCN-DAG: v_mov_b32_e32 [[K:v[0-9]+]], 43
|
|
|
|
|
; GCN: v_add_co_u32_e64 v[[EXTRA_LO:[0-9]+]], vcc_lo, 0x80, v4
|
|
|
|
|
; GCN: v_add_co_ci_u32_e32 v[[EXTRA_HI:[0-9]+]], vcc_lo, 0, v5, vcc_lo
|
|
|
|
|
; GCN: global_atomic_csub v{{[0-9]+}}, v{{\[}}[[LO]]:[[HI]]{{\]}}, [[K]], off offset:512 glc
|
|
|
|
|
; GCN: global_store_dwordx2 v{{\[[0-9]+:[0-9]+\]}}, v{{\[}}[[EXTRA_LO]]:[[EXTRA_HI]]{{\]}}
|
|
|
|
|
define i32 @shl_base_atomicrmw_global_atomic_csub_ptr(i32 addrspace(1)* %out, i64 addrspace(1)* %extra.use, [512 x i32] addrspace(1)* %ptr) #0 {
|
|
|
|
|
%arrayidx0 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(1)* %ptr, i64 0, i64 32
|
|
|
|
|
%cast = ptrtoint i32 addrspace(1)* %arrayidx0 to i64
|
|
|
|
|
%shl = shl i64 %cast, 2
|
|
|
|
|
%castback = inttoptr i64 %shl to i32 addrspace(1)*
|
|
|
|
|
%val = call i32 @llvm.amdgcn.global.atomic.csub.p1i32(i32 addrspace(1)* %castback, i32 43)
|
|
|
|
|
store volatile i64 %cast, i64 addrspace(1)* %extra.use, align 4
|
|
|
|
|
ret i32 %val
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare i32 @llvm.amdgcn.global.atomic.csub.p1i32(i32 addrspace(1)* nocapture, i32) #0
|
|
|
|
|
|
|
|
|
|
attributes #0 = { argmemonly nounwind }
|
