llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fexp2.mir

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

33 lines
951 B
Plaintext
Raw Normal View History

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s
---
name: fexp2_s
legalized: true
body: |
bb.0:
liveins: $sgpr0
; CHECK-LABEL: name: fexp2_s
; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32)
; CHECK: [[FEXP2_:%[0-9]+]]:vgpr(s32) = G_FEXP2 [[COPY1]]
%0:_(s32) = COPY $sgpr0
%1:_(s32) = G_FEXP2 %0
...
---
name: fexp2_v
legalized: true
body: |
bb.0:
liveins: $vgpr0
; CHECK-LABEL: name: fexp2_v
; CHECK: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
; CHECK: [[FEXP2_:%[0-9]+]]:vgpr(s32) = G_FEXP2 [[COPY]]
%0:_(s32) = COPY $vgpr0
%1:_(s32) = G_FEXP2 %0
...