2010-11-15 13:57:53 +08:00
|
|
|
//===-- PPCFixupKinds.h - PPC Specific Fixup Entries ------------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2014-08-14 00:26:38 +08:00
|
|
|
#ifndef LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCFIXUPKINDS_H
|
|
|
|
#define LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCFIXUPKINDS_H
|
2010-11-15 13:57:53 +08:00
|
|
|
|
|
|
|
#include "llvm/MC/MCFixup.h"
|
|
|
|
|
2013-03-17 20:40:42 +08:00
|
|
|
#undef PPC
|
|
|
|
|
2010-11-15 13:57:53 +08:00
|
|
|
namespace llvm {
|
|
|
|
namespace PPC {
|
|
|
|
enum Fixups {
|
2010-11-15 14:12:22 +08:00
|
|
|
// fixup_ppc_br24 - 24-bit PC relative relocation for direct branches like 'b'
|
|
|
|
// and 'bl'.
|
2010-11-15 13:57:53 +08:00
|
|
|
fixup_ppc_br24 = FirstTargetFixupKind,
|
|
|
|
|
2010-11-15 14:12:22 +08:00
|
|
|
/// fixup_ppc_brcond14 - 14-bit PC relative relocation for conditional
|
|
|
|
/// branches.
|
|
|
|
fixup_ppc_brcond14,
|
|
|
|
|
2013-06-24 19:03:33 +08:00
|
|
|
/// fixup_ppc_br24abs - 24-bit absolute relocation for direct branches
|
|
|
|
/// like 'ba' and 'bla'.
|
|
|
|
fixup_ppc_br24abs,
|
|
|
|
|
|
|
|
/// fixup_ppc_brcond14abs - 14-bit absolute relocation for conditional
|
|
|
|
/// branches.
|
|
|
|
fixup_ppc_brcond14abs,
|
|
|
|
|
2013-05-17 20:37:21 +08:00
|
|
|
/// fixup_ppc_half16 - A 16-bit fixup corresponding to lo16(_foo)
|
|
|
|
/// or ha16(_foo) for instrs like 'li' or 'addis'.
|
|
|
|
fixup_ppc_half16,
|
2010-11-15 14:33:39 +08:00
|
|
|
|
2013-05-17 20:37:21 +08:00
|
|
|
/// fixup_ppc_half16ds - A 14-bit fixup corresponding to lo16(_foo) with
|
PowerPC: Simplify handling of fixups.
MCTargetDesc/PPCMCCodeEmitter.cpp current has code like:
if (isSVR4ABI() && is64BitMode())
Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
(MCFixupKind)PPC::fixup_ppc_toc16));
else
Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
(MCFixupKind)PPC::fixup_ppc_lo16));
This is a problem for the asm parser, since it requires knowledge of
the ABI / 64-bit mode to be set up. However, more fundamentally,
at this point we shouldn't make such distinctions anyway; in an assembler
file, it always ought to be possible to e.g. generate TOC relocations even
when the main ABI is one that doesn't use TOC.
Fortunately, this is actually completely unnecessary; that code was added
to decide whether to generate TOC relocations, but that information is in
fact already encoded in the VariantKind of the underlying symbol.
This commit therefore merges those fixup types into one, and then decides
which relocation to use based on the VariantKind.
No changes in generated code.
llvm-svn: 178007
2013-03-26 18:56:47 +08:00
|
|
|
/// implied 2 zero bits for instrs like 'std'.
|
2013-05-17 20:37:21 +08:00
|
|
|
fixup_ppc_half16ds,
|
2012-12-05 00:18:08 +08:00
|
|
|
|
2012-12-13 03:29:35 +08:00
|
|
|
/// fixup_ppc_nofixup - Not a true fixup, but ties a symbol to a call
|
2013-07-05 20:22:36 +08:00
|
|
|
/// to __tls_get_addr for the TLS general and local dynamic models,
|
|
|
|
/// or inserts the thread-pointer register number.
|
2012-12-13 03:29:35 +08:00
|
|
|
fixup_ppc_nofixup,
|
2010-11-15 14:33:39 +08:00
|
|
|
|
2010-11-15 13:57:53 +08:00
|
|
|
// Marker
|
|
|
|
LastTargetFixupKind,
|
|
|
|
NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind
|
|
|
|
};
|
2015-06-23 17:49:53 +08:00
|
|
|
}
|
|
|
|
}
|
2010-11-15 13:57:53 +08:00
|
|
|
|
|
|
|
#endif
|