2011-09-24 09:40:18 +08:00
|
|
|
//===- Mips64InstrInfo.td - Mips64 Instruction Information -*- tablegen -*-===//
|
|
|
|
|
//
|
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
|
//
|
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
// This file describes Mips64 instructions.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2011-09-29 01:50:27 +08:00
|
|
|
|
2011-09-30 10:08:54 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Mips Operand, Complex Patterns and Transformations Definitions.
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
// Unsigned Operand
|
|
|
|
|
def uimm16_64 : Operand<i64> {
|
|
|
|
|
let PrintMethod = "printUnsignedImm";
|
|
|
|
|
}
|
|
|
|
|
|
2014-04-05 00:21:59 +08:00
|
|
|
// Signed Operand
|
|
|
|
|
def simm10_64 : Operand<i64>;
|
|
|
|
|
|
2014-06-19 23:08:04 +08:00
|
|
|
def imm64: Operand<i64>;
|
|
|
|
|
|
2011-09-30 11:18:46 +08:00
|
|
|
// Transformation Function - get Imm - 32.
|
|
|
|
|
def Subtract32 : SDNodeXForm<imm, [{
|
2011-12-08 04:10:24 +08:00
|
|
|
return getImm(N, (unsigned)N->getZExtValue() - 32);
|
2011-09-30 11:18:46 +08:00
|
|
|
}]>;
|
|
|
|
|
|
2011-12-20 03:44:09 +08:00
|
|
|
// shamt must fit in 6 bits.
|
|
|
|
|
def immZExt6 : ImmLeaf<i32, [{return Imm == (Imm & 0x3f);}]>;
|
2011-09-30 11:18:46 +08:00
|
|
|
|
2014-04-05 00:21:59 +08:00
|
|
|
// Node immediate fits as 10-bit sign extended on target immediate.
|
|
|
|
|
// e.g. seqi, snei
|
|
|
|
|
def immSExt10_64 : PatLeaf<(i64 imm),
|
|
|
|
|
[{ return isInt<10>(N->getSExtValue()); }]>;
|
|
|
|
|
|
2014-06-12 21:39:06 +08:00
|
|
|
def immZExt16_64 : PatLeaf<(i64 imm),
|
|
|
|
|
[{ return isInt<16>(N->getZExtValue()); }]>;
|
|
|
|
|
|
2011-09-30 04:37:56 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Instructions specific format
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2013-08-21 05:08:22 +08:00
|
|
|
let usesCustomInserter = 1 in {
|
|
|
|
|
def ATOMIC_LOAD_ADD_I64 : Atomic2Ops<atomic_load_add_64, GPR64>;
|
|
|
|
|
def ATOMIC_LOAD_SUB_I64 : Atomic2Ops<atomic_load_sub_64, GPR64>;
|
|
|
|
|
def ATOMIC_LOAD_AND_I64 : Atomic2Ops<atomic_load_and_64, GPR64>;
|
|
|
|
|
def ATOMIC_LOAD_OR_I64 : Atomic2Ops<atomic_load_or_64, GPR64>;
|
|
|
|
|
def ATOMIC_LOAD_XOR_I64 : Atomic2Ops<atomic_load_xor_64, GPR64>;
|
|
|
|
|
def ATOMIC_LOAD_NAND_I64 : Atomic2Ops<atomic_load_nand_64, GPR64>;
|
|
|
|
|
def ATOMIC_SWAP_I64 : Atomic2Ops<atomic_swap_64, GPR64>;
|
|
|
|
|
def ATOMIC_CMP_SWAP_I64 : AtomicCmpSwap<atomic_cmp_swap_64, GPR64>;
|
2011-11-11 12:14:30 +08:00
|
|
|
}
|
|
|
|
|
|
2013-05-01 07:22:09 +08:00
|
|
|
/// Pseudo instructions for loading and storing accumulator registers.
|
2013-08-02 07:14:16 +08:00
|
|
|
let isPseudo = 1, isCodeGenOnly = 1 in {
|
2013-08-21 05:08:22 +08:00
|
|
|
def LOAD_ACC128 : Load<"", ACC128>;
|
|
|
|
|
def STORE_ACC128 : Store<"", ACC128>;
|
2013-03-30 08:54:52 +08:00
|
|
|
}
|
|
|
|
|
|
2011-09-30 04:37:56 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Instruction definition
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2012-04-18 02:03:21 +08:00
|
|
|
let DecoderNamespace = "Mips64" in {
|
2011-09-30 10:08:54 +08:00
|
|
|
/// Arithmetic Instructions (ALU Immediate)
|
2014-05-09 21:02:27 +08:00
|
|
|
def DADDi : ArithLogicI<"daddi", simm16_64, GPR64Opnd>, ADDI_FM<0x18>,
|
2014-06-13 20:49:06 +08:00
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DADDiu : ArithLogicI<"daddiu", simm16_64, GPR64Opnd, II_DADDIU,
|
2013-07-31 08:55:34 +08:00
|
|
|
immSExt16, add>,
|
2014-05-09 21:02:27 +08:00
|
|
|
ADDI_FM<0x19>, IsAsCheapAsAMove, ISA_MIPS3;
|
2013-08-07 07:01:10 +08:00
|
|
|
|
|
|
|
|
let isCodeGenOnly = 1 in {
|
2013-08-07 07:08:38 +08:00
|
|
|
def SLTi64 : SetCC_I<"slti", setlt, simm16_64, immSExt16, GPR64Opnd>,
|
2012-12-20 12:27:52 +08:00
|
|
|
SLTI_FM<0xa>;
|
2013-08-07 07:08:38 +08:00
|
|
|
def SLTiu64 : SetCC_I<"sltiu", setult, simm16_64, immSExt16, GPR64Opnd>,
|
2012-12-20 12:27:52 +08:00
|
|
|
SLTI_FM<0xb>;
|
2014-01-16 23:57:05 +08:00
|
|
|
def ANDi64 : ArithLogicI<"andi", uimm16_64, GPR64Opnd, II_AND, immZExt16, and>,
|
2013-07-31 08:57:41 +08:00
|
|
|
ADDI_FM<0xc>;
|
2014-01-16 23:57:05 +08:00
|
|
|
def ORi64 : ArithLogicI<"ori", uimm16_64, GPR64Opnd, II_OR, immZExt16, or>,
|
2012-12-20 11:40:03 +08:00
|
|
|
ADDI_FM<0xd>;
|
2014-01-16 23:57:05 +08:00
|
|
|
def XORi64 : ArithLogicI<"xori", uimm16_64, GPR64Opnd, II_XOR, immZExt16, xor>,
|
2012-12-20 11:40:03 +08:00
|
|
|
ADDI_FM<0xe>;
|
2013-08-07 07:08:38 +08:00
|
|
|
def LUi64 : LoadUpper<"lui", GPR64Opnd, uimm16_64>, LUI_FM;
|
2013-08-07 07:01:10 +08:00
|
|
|
}
|
2011-09-30 10:08:54 +08:00
|
|
|
|
2011-09-30 04:37:56 +08:00
|
|
|
/// Arithmetic Instructions (3-Operand, R-Type)
|
2014-05-09 21:02:27 +08:00
|
|
|
def DADD : ArithLogicR<"dadd", GPR64Opnd, 1, II_DADD>, ADD_FM<0, 0x2c>,
|
|
|
|
|
ISA_MIPS3;
|
|
|
|
|
def DADDu : ArithLogicR<"daddu", GPR64Opnd, 1, II_DADDU, add>, ADD_FM<0, 0x2d>,
|
|
|
|
|
ISA_MIPS3;
|
|
|
|
|
def DSUBu : ArithLogicR<"dsubu", GPR64Opnd, 0, II_DSUBU, sub>, ADD_FM<0, 0x2f>,
|
|
|
|
|
ISA_MIPS3;
|
|
|
|
|
def DSUB : ArithLogicR<"dsub", GPR64Opnd, 0, II_DSUB>, ADD_FM<0, 0x2e>,
|
|
|
|
|
ISA_MIPS3;
|
2013-08-07 06:35:29 +08:00
|
|
|
|
|
|
|
|
let isCodeGenOnly = 1 in {
|
2013-08-07 07:08:38 +08:00
|
|
|
def SLT64 : SetCC_R<"slt", setlt, GPR64Opnd>, ADD_FM<0, 0x2a>;
|
|
|
|
|
def SLTu64 : SetCC_R<"sltu", setult, GPR64Opnd>, ADD_FM<0, 0x2b>;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def AND64 : ArithLogicR<"and", GPR64Opnd, 1, II_AND, and>, ADD_FM<0, 0x24>;
|
|
|
|
|
def OR64 : ArithLogicR<"or", GPR64Opnd, 1, II_OR, or>, ADD_FM<0, 0x25>;
|
|
|
|
|
def XOR64 : ArithLogicR<"xor", GPR64Opnd, 1, II_XOR, xor>, ADD_FM<0, 0x26>;
|
2013-08-07 07:08:38 +08:00
|
|
|
def NOR64 : LogicNOR<"nor", GPR64Opnd>, ADD_FM<0, 0x27>;
|
2013-08-07 06:35:29 +08:00
|
|
|
}
|
2011-09-30 11:18:46 +08:00
|
|
|
|
|
|
|
|
/// Shift Instructions
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSLL : shift_rotate_imm<"dsll", uimm6, GPR64Opnd, II_DSLL, shl, immZExt6>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x38, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRL : shift_rotate_imm<"dsrl", uimm6, GPR64Opnd, II_DSRL, srl, immZExt6>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x3a, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRA : shift_rotate_imm<"dsra", uimm6, GPR64Opnd, II_DSRA, sra, immZExt6>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x3b, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSLLV : shift_rotate_reg<"dsllv", GPR64Opnd, II_DSLLV, shl>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRLV_FM<0x14, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRLV : shift_rotate_reg<"dsrlv", GPR64Opnd, II_DSRLV, srl>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRLV_FM<0x16, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRAV : shift_rotate_reg<"dsrav", GPR64Opnd, II_DSRAV, sra>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRLV_FM<0x17, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSLL32 : shift_rotate_imm<"dsll32", uimm5, GPR64Opnd, II_DSLL32>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x3c, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRL32 : shift_rotate_imm<"dsrl32", uimm5, GPR64Opnd, II_DSRL32>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x3e, 0>, ISA_MIPS3;
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
def DSRA32 : shift_rotate_imm<"dsra32", uimm5, GPR64Opnd, II_DSRA32>,
|
2014-05-09 21:02:27 +08:00
|
|
|
SRA_FM<0x3f, 0>, ISA_MIPS3;
|
2013-08-07 07:01:10 +08:00
|
|
|
|
2011-10-01 02:51:46 +08:00
|
|
|
// Rotate Instructions
|
2014-05-07 21:57:22 +08:00
|
|
|
def DROTR : shift_rotate_imm<"drotr", uimm6, GPR64Opnd, II_DROTR, rotr,
|
|
|
|
|
immZExt6>,
|
|
|
|
|
SRA_FM<0x3a, 1>, ISA_MIPS64R2;
|
|
|
|
|
def DROTRV : shift_rotate_reg<"drotrv", GPR64Opnd, II_DROTRV, rotr>,
|
|
|
|
|
SRLV_FM<0x16, 1>, ISA_MIPS64R2;
|
|
|
|
|
def DROTR32 : shift_rotate_imm<"drotr32", uimm5, GPR64Opnd, II_DROTR32>,
|
|
|
|
|
SRA_FM<0x3e, 1>, ISA_MIPS64R2;
|
2011-10-01 02:51:46 +08:00
|
|
|
|
2011-10-11 08:27:28 +08:00
|
|
|
/// Load and Store Instructions
|
2012-02-28 15:46:26 +08:00
|
|
|
/// aligned
|
2013-08-07 07:01:10 +08:00
|
|
|
let isCodeGenOnly = 1 in {
|
2014-01-21 23:21:14 +08:00
|
|
|
def LB64 : Load<"lb", GPR64Opnd, sextloadi8, II_LB>, LW_FM<0x20>;
|
|
|
|
|
def LBu64 : Load<"lbu", GPR64Opnd, zextloadi8, II_LBU>, LW_FM<0x24>;
|
|
|
|
|
def LH64 : Load<"lh", GPR64Opnd, sextloadi16, II_LH>, LW_FM<0x21>;
|
|
|
|
|
def LHu64 : Load<"lhu", GPR64Opnd, zextloadi16, II_LHU>, LW_FM<0x25>;
|
|
|
|
|
def LW64 : Load<"lw", GPR64Opnd, sextloadi32, II_LW>, LW_FM<0x23>;
|
2014-01-23 18:31:31 +08:00
|
|
|
def SB64 : Store<"sb", GPR64Opnd, truncstorei8, II_SB>, LW_FM<0x28>;
|
|
|
|
|
def SH64 : Store<"sh", GPR64Opnd, truncstorei16, II_SH>, LW_FM<0x29>;
|
|
|
|
|
def SW64 : Store<"sw", GPR64Opnd, truncstorei32, II_SW>, LW_FM<0x2b>;
|
2013-08-07 07:01:10 +08:00
|
|
|
}
|
|
|
|
|
|
2014-05-09 21:02:27 +08:00
|
|
|
def LWu : Load<"lwu", GPR64Opnd, zextloadi32, II_LWU>, LW_FM<0x27>, ISA_MIPS3;
|
|
|
|
|
def LD : Load<"ld", GPR64Opnd, load, II_LD>, LW_FM<0x37>, ISA_MIPS3;
|
|
|
|
|
def SD : Store<"sd", GPR64Opnd, store, II_SD>, LW_FM<0x3f>, ISA_MIPS3;
|
2011-10-11 08:27:28 +08:00
|
|
|
|
2012-06-02 08:04:19 +08:00
|
|
|
/// load/store left/right
|
2013-08-07 07:01:10 +08:00
|
|
|
let isCodeGenOnly = 1 in {
|
2014-01-21 23:21:14 +08:00
|
|
|
def LWL64 : LoadLeftRight<"lwl", MipsLWL, GPR64Opnd, II_LWL>, LW_FM<0x22>;
|
|
|
|
|
def LWR64 : LoadLeftRight<"lwr", MipsLWR, GPR64Opnd, II_LWR>, LW_FM<0x26>;
|
2014-01-23 18:31:31 +08:00
|
|
|
def SWL64 : StoreLeftRight<"swl", MipsSWL, GPR64Opnd, II_SWL>, LW_FM<0x2a>;
|
|
|
|
|
def SWR64 : StoreLeftRight<"swr", MipsSWR, GPR64Opnd, II_SWR>, LW_FM<0x2e>;
|
2013-08-07 07:01:10 +08:00
|
|
|
}
|
2013-01-12 09:03:14 +08:00
|
|
|
|
2014-05-09 21:02:27 +08:00
|
|
|
def LDL : LoadLeftRight<"ldl", MipsLDL, GPR64Opnd, II_LDL>, LW_FM<0x1a>,
|
2014-05-23 21:18:02 +08:00
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 21:02:27 +08:00
|
|
|
def LDR : LoadLeftRight<"ldr", MipsLDR, GPR64Opnd, II_LDR>, LW_FM<0x1b>,
|
2014-05-23 21:18:02 +08:00
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 21:02:27 +08:00
|
|
|
def SDL : StoreLeftRight<"sdl", MipsSDL, GPR64Opnd, II_SDL>, LW_FM<0x2c>,
|
2014-05-23 21:18:02 +08:00
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 21:02:27 +08:00
|
|
|
def SDR : StoreLeftRight<"sdr", MipsSDR, GPR64Opnd, II_SDR>, LW_FM<0x2d>,
|
2014-05-23 21:18:02 +08:00
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
2012-06-02 08:04:19 +08:00
|
|
|
|
2011-11-11 12:14:30 +08:00
|
|
|
/// Load-linked, Store-conditional
|
2014-06-16 21:13:03 +08:00
|
|
|
def LLD : LLBase<"lld", GPR64Opnd>, LW_FM<0x34>, ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def SCD : SCBase<"scd", GPR64Opnd>, LW_FM<0x3c>, ISA_MIPS3_NOT_32R6_64R6;
|
2011-11-11 12:14:30 +08:00
|
|
|
|
2011-10-12 02:49:17 +08:00
|
|
|
/// Jump and Branch Instructions
|
2013-08-07 07:01:10 +08:00
|
|
|
let isCodeGenOnly = 1 in {
|
2014-07-09 18:21:59 +08:00
|
|
|
def JR64 : IndirectBranch<"jr", GPR64Opnd>, MTLO_FM<8>;
|
|
|
|
|
def BEQ64 : CBranch<"beq", brtarget, seteq, GPR64Opnd>, BEQ_FM<4>;
|
|
|
|
|
def BNE64 : CBranch<"bne", brtarget, setne, GPR64Opnd>, BEQ_FM<5>;
|
|
|
|
|
def BGEZ64 : CBranchZero<"bgez", brtarget, setge, GPR64Opnd>, BGEZ_FM<1, 1>;
|
|
|
|
|
def BGTZ64 : CBranchZero<"bgtz", brtarget, setgt, GPR64Opnd>, BGEZ_FM<7, 0>;
|
|
|
|
|
def BLEZ64 : CBranchZero<"blez", brtarget, setle, GPR64Opnd>, BGEZ_FM<6, 0>;
|
|
|
|
|
def BLTZ64 : CBranchZero<"bltz", brtarget, setlt, GPR64Opnd>, BGEZ_FM<1, 0>;
|
|
|
|
|
def JALR64 : JumpLinkReg<"jalr", GPR64Opnd>, JALR_FM;
|
|
|
|
|
def JALR64Pseudo : JumpLinkRegPseudo<GPR64Opnd, JALR, RA, GPR32Opnd>;
|
|
|
|
|
def TAILCALL64_R : TailCallReg<GPR64Opnd, JR, GPR32Opnd>;
|
2013-08-07 07:01:10 +08:00
|
|
|
}
|
2012-01-04 11:02:47 +08:00
|
|
|
|
[mips][mips64r6] Use JALR for returns instead of JR (which is not available on MIPS32r6/MIPS64r6)
Summary:
RET, and RET_MM have been replaced by a pseudo named PseudoReturn.
In addition a version with a 64-bit GPR named PseudoReturn64 has been
added.
Instruction selection for a return matches RetRA, which is expanded post
register allocation to PseudoReturn/PseudoReturn64. During MipsAsmPrinter,
this PseudoReturn/PseudoReturn64 are emitted as:
- (JALR64 $zero, $rs) on MIPS64r6
- (JALR $zero, $rs) on MIPS32r6
- (JR_MM $rs) on microMIPS
- (JR $rs) otherwise
On MIPS32r6/MIPS64r6, 'jr $rs' is an alias for 'jalr $zero, $rs'. To aid
development and review (specifically, to ensure all cases of jr are
updated), these aliases are temporarily named 'r6.jr' instead of 'jr'.
A follow up patch will change them back to the correct mnemonic.
Added (JALR $zero, $rs) to MipsNaClELFStreamer's definition of an indirect
jump, and removed it from its definition of a call.
Note: I haven't accounted for MIPS64 in MipsNaClELFStreamer since it's
doesn't appear to account for any MIPS64-specifics.
The return instruction created as part of eh_return expansion is now expanded
using expandRetRA() so we use the right return instruction on MIPS32r6/MIPS64r6
('jalr $zero, $rs').
Also, fixed a misuse of isABI_N64() to detect 64-bit wide registers in
expandEhReturn().
Reviewers: jkolek, vmedic, mseaborn, zoran.jovanovic, dsanders
Reviewed By: dsanders
Subscribers: llvm-commits
Differential Revision: http://reviews.llvm.org/D4268
llvm-svn: 212604
2014-07-09 18:16:07 +08:00
|
|
|
def PseudoReturn64 : PseudoReturnBase<GPR64Opnd>;
|
2014-07-09 18:21:59 +08:00
|
|
|
def PseudoIndirectBranch64 : PseudoIndirectBranchBase<GPR64Opnd>;
|
[mips][mips64r6] Use JALR for returns instead of JR (which is not available on MIPS32r6/MIPS64r6)
Summary:
RET, and RET_MM have been replaced by a pseudo named PseudoReturn.
In addition a version with a 64-bit GPR named PseudoReturn64 has been
added.
Instruction selection for a return matches RetRA, which is expanded post
register allocation to PseudoReturn/PseudoReturn64. During MipsAsmPrinter,
this PseudoReturn/PseudoReturn64 are emitted as:
- (JALR64 $zero, $rs) on MIPS64r6
- (JALR $zero, $rs) on MIPS32r6
- (JR_MM $rs) on microMIPS
- (JR $rs) otherwise
On MIPS32r6/MIPS64r6, 'jr $rs' is an alias for 'jalr $zero, $rs'. To aid
development and review (specifically, to ensure all cases of jr are
updated), these aliases are temporarily named 'r6.jr' instead of 'jr'.
A follow up patch will change them back to the correct mnemonic.
Added (JALR $zero, $rs) to MipsNaClELFStreamer's definition of an indirect
jump, and removed it from its definition of a call.
Note: I haven't accounted for MIPS64 in MipsNaClELFStreamer since it's
doesn't appear to account for any MIPS64-specifics.
The return instruction created as part of eh_return expansion is now expanded
using expandRetRA() so we use the right return instruction on MIPS32r6/MIPS64r6
('jalr $zero, $rs').
Also, fixed a misuse of isABI_N64() to detect 64-bit wide registers in
expandEhReturn().
Reviewers: jkolek, vmedic, mseaborn, zoran.jovanovic, dsanders
Reviewed By: dsanders
Subscribers: llvm-commits
Differential Revision: http://reviews.llvm.org/D4268
llvm-svn: 212604
2014-07-09 18:16:07 +08:00
|
|
|
|
2011-10-04 04:01:11 +08:00
|
|
|
/// Multiply and Divide Instructions.
|
2014-01-17 22:32:41 +08:00
|
|
|
def DMULT : Mult<"dmult", II_DMULT, GPR64Opnd, [HI0_64, LO0_64]>,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
MULT_FM<0, 0x1c>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-01-17 22:32:41 +08:00
|
|
|
def DMULTu : Mult<"dmultu", II_DMULTU, GPR64Opnd, [HI0_64, LO0_64]>,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
MULT_FM<0, 0x1d>, ISA_MIPS3_NOT_32R6_64R6;
|
2013-08-09 05:54:26 +08:00
|
|
|
def PseudoDMULT : MultDivPseudo<DMULT, ACC128, GPR64Opnd, MipsMult,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
II_DMULT>, ISA_MIPS3_NOT_32R6_64R6;
|
2013-08-09 05:54:26 +08:00
|
|
|
def PseudoDMULTu : MultDivPseudo<DMULTu, ACC128, GPR64Opnd, MipsMultu,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
II_DMULTU>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-01-17 22:48:06 +08:00
|
|
|
def DSDIV : Div<"ddiv", II_DDIV, GPR64Opnd, [HI0_64, LO0_64]>,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
MULT_FM<0, 0x1e>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-01-17 22:48:06 +08:00
|
|
|
def DUDIV : Div<"ddivu", II_DDIVU, GPR64Opnd, [HI0_64, LO0_64]>,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
MULT_FM<0, 0x1f>, ISA_MIPS3_NOT_32R6_64R6;
|
2013-08-09 05:54:26 +08:00
|
|
|
def PseudoDSDIV : MultDivPseudo<DSDIV, ACC128, GPR64Opnd, MipsDivRem,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
II_DDIV, 0, 1, 1>, ISA_MIPS3_NOT_32R6_64R6;
|
2013-08-09 05:54:26 +08:00
|
|
|
def PseudoDUDIV : MultDivPseudo<DUDIV, ACC128, GPR64Opnd, MipsDivRemU,
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
II_DDIVU, 0, 1, 1>, ISA_MIPS3_NOT_32R6_64R6;
|
2011-10-04 04:01:11 +08:00
|
|
|
|
2013-08-07 07:01:10 +08:00
|
|
|
let isCodeGenOnly = 1 in {
|
[mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, ddiv, divu, ddivu for MIPS32r6/MIPS64.
Summary:
The accumulator-based (HI/LO) multiplies and divides from earlier ISA's have
been removed and replaced with GPR-based equivalents. For example:
div $1, $2
mflo $3
is now:
div $3, $1, $2
This patch disables the accumulator-based multiplies and divides for
MIPS32r6/MIPS64r6 and uses the GPR-based equivalents instead.
Renamed expandPseudoDiv to insertDivByZeroTrap to better describe the
behaviour of the function.
MipsDelaySlotFiller now invalidates the liveness information when moving
instructions to the delay slot. Without this, divrem.ll will abort since
%GP ends up used before it is defined.
Reviewers: vmedic, zoran.jovanovic, jkolek
Reviewed By: jkolek
Differential Revision: http://reviews.llvm.org/D3896
llvm-svn: 210760
2014-06-12 18:44:10 +08:00
|
|
|
def MTHI64 : MoveToLOHI<"mthi", GPR64Opnd, [HI0_64]>, MTLO_FM<0x11>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def MTLO64 : MoveToLOHI<"mtlo", GPR64Opnd, [LO0_64]>, MTLO_FM<0x13>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def MFHI64 : MoveFromLOHI<"mfhi", GPR64Opnd, AC0_64>, MFLO_FM<0x10>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def MFLO64 : MoveFromLOHI<"mflo", GPR64Opnd, AC0_64>, MFLO_FM<0x12>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def PseudoMFHI64 : PseudoMFLOHI<GPR64, ACC128, MipsMFHI>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def PseudoMFLO64 : PseudoMFLOHI<GPR64, ACC128, MipsMFLO>,
|
|
|
|
|
ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def PseudoMTLOHI64 : PseudoMTLOHI<ACC128, GPR64>, ISA_MIPS3_NOT_32R6_64R6;
|
2011-10-04 03:28:44 +08:00
|
|
|
|
2012-01-25 05:41:09 +08:00
|
|
|
/// Sign Ext In Register Instructions.
|
2014-05-12 20:28:15 +08:00
|
|
|
def SEB64 : SignExtInReg<"seb", i8, GPR64Opnd, II_SEB>, SEB_FM<0x10, 0x20>,
|
|
|
|
|
ISA_MIPS32R2;
|
|
|
|
|
def SEH64 : SignExtInReg<"seh", i16, GPR64Opnd, II_SEH>, SEB_FM<0x18, 0x20>,
|
|
|
|
|
ISA_MIPS32R2;
|
2013-08-07 07:01:10 +08:00
|
|
|
}
|
2012-01-25 05:41:09 +08:00
|
|
|
|
2011-10-04 05:16:50 +08:00
|
|
|
/// Count Leading
|
2014-06-16 21:18:59 +08:00
|
|
|
def DCLZ : CountLeading0<"dclz", GPR64Opnd>, CLO_FM<0x24>, ISA_MIPS64_NOT_64R6;
|
|
|
|
|
def DCLO : CountLeading1<"dclo", GPR64Opnd>, CLO_FM<0x25>, ISA_MIPS64_NOT_64R6;
|
2011-10-04 05:16:50 +08:00
|
|
|
|
2011-12-21 07:56:43 +08:00
|
|
|
/// Double Word Swap Bytes/HalfWords
|
2014-05-12 20:15:41 +08:00
|
|
|
def DSBH : SubwordSwap<"dsbh", GPR64Opnd>, SEB_FM<2, 0x24>, ISA_MIPS64R2;
|
|
|
|
|
def DSHD : SubwordSwap<"dshd", GPR64Opnd>, SEB_FM<5, 0x24>, ISA_MIPS64R2;
|
2012-12-22 07:21:32 +08:00
|
|
|
|
2013-08-21 05:08:22 +08:00
|
|
|
def LEA_ADDiu64 : EffectiveAddress<"daddiu", GPR64Opnd>, LW_FM<0x19>;
|
2011-12-21 07:56:43 +08:00
|
|
|
|
2013-08-07 07:01:10 +08:00
|
|
|
let isCodeGenOnly = 1 in
|
2013-08-09 05:37:32 +08:00
|
|
|
def RDHWR64 : ReadHardware<GPR64Opnd, HWRegsOpnd>, RDHWR_FM;
|
2011-12-08 07:31:26 +08:00
|
|
|
|
2013-09-07 08:02:02 +08:00
|
|
|
def DEXT : ExtBase<"dext", GPR64Opnd, uimm6, MipsExt>, EXT_FM<3>;
|
|
|
|
|
def DEXTU : ExtBase<"dextu", GPR64Opnd, uimm6>, EXT_FM<2>;
|
|
|
|
|
def DEXTM : ExtBase<"dextm", GPR64Opnd, uimm5>, EXT_FM<1>;
|
|
|
|
|
|
|
|
|
|
def DINS : InsBase<"dins", GPR64Opnd, uimm6, MipsIns>, EXT_FM<7>;
|
|
|
|
|
def DINSU : InsBase<"dinsu", GPR64Opnd, uimm6>, EXT_FM<6>;
|
|
|
|
|
def DINSM : InsBase<"dinsm", GPR64Opnd, uimm5>, EXT_FM<5>;
|
2011-12-06 05:26:34 +08:00
|
|
|
|
2012-08-07 08:35:22 +08:00
|
|
|
let isCodeGenOnly = 1, rs = 0, shamt = 0 in {
|
2013-08-07 07:08:38 +08:00
|
|
|
def DSLL64_32 : FR<0x00, 0x3c, (outs GPR64:$rd), (ins GPR32:$rt),
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
"dsll\t$rd, $rt, 32", [], II_DSLL>;
|
2013-08-07 07:08:38 +08:00
|
|
|
def SLL64_32 : FR<0x0, 0x00, (outs GPR64:$rd), (ins GPR32:$rt),
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
"sll\t$rd, $rt, 0", [], II_SLL>;
|
2013-08-07 07:08:38 +08:00
|
|
|
def SLL64_64 : FR<0x0, 0x00, (outs GPR64:$rd), (ins GPR64:$rt),
|
[mips][sched] Split IIArith in preparation for the first scheduler targeting a specific MIPS CPU.
IIArith -> II_ADD, II_ADDU, II_AND, II_CL[ZO], II_DADDIU, II_DADDU,
II_DROTR, II_DROTR32, II_DROTRV, II_DSLL, II_DSLL32, II_DSLLV,
II_DSR[AL], II_DSR[AL]32, II_DSR[AL]V, II_DSUBU, II_LUI, II_MOV[ZFNT],
II_NOR, II_OR, II_RDHWR, II_ROTR, II_ROTRV, II_SLL, II_SLLV, II_SR[AL],
II_SR[AL]V, II_SUBU, II_XOR
No functional change since the InstrItinData's have been duplicated.
This is necessary because the classes are shared between all schedulers.
Once this patch series is committed there will be an InstrItinClass for
each mnemonic with minimal grouping. This does increase the size of the
itinerary tables for each MIPS scheduler but we have a few options for dealing
with that later. These options include reducing the number of classes once
we see the best way to simplify them, or by extending tablegen to be able
to compress the table by eliminating duplicates entries, etc.
llvm-svn: 199391
2014-01-16 22:27:20 +08:00
|
|
|
"sll\t$rd, $rt, 0", [], II_SLL>;
|
2012-08-07 08:35:22 +08:00
|
|
|
}
|
2014-03-20 19:51:58 +08:00
|
|
|
|
2014-05-28 02:53:06 +08:00
|
|
|
// We need the following pseudo instruction to avoid offset calculation for
|
2014-04-30 23:06:25 +08:00
|
|
|
// long branches. See the comment in file MipsLongBranch.cpp for detailed
|
|
|
|
|
// explanation.
|
|
|
|
|
|
|
|
|
|
// Expands to: daddiu $dst, $src, %PART($tgt - $baltgt)
|
2014-05-28 02:53:06 +08:00
|
|
|
// where %PART may be %hi or %lo, depending on the relocation kind
|
2014-04-30 23:06:25 +08:00
|
|
|
// that $tgt is annotated with.
|
|
|
|
|
def LONG_BRANCH_DADDiu : PseudoSE<(outs GPR64Opnd:$dst),
|
|
|
|
|
(ins GPR64Opnd:$src, brtarget:$tgt, brtarget:$baltgt), []>;
|
|
|
|
|
|
2014-03-20 19:51:58 +08:00
|
|
|
// Cavium Octeon cmMIPS instructions
|
2014-05-07 18:27:09 +08:00
|
|
|
let EncodingPredicates = []<Predicate>, // FIXME: The lack of HasStdEnc is probably a bug
|
|
|
|
|
AdditionalPredicates = [HasCnMips] in {
|
2014-03-20 19:51:58 +08:00
|
|
|
|
|
|
|
|
class Count1s<string opstr, RegisterOperand RO>:
|
|
|
|
|
InstSE<(outs RO:$rd), (ins RO:$rs), !strconcat(opstr, "\t$rd, $rs"),
|
2014-04-03 02:40:43 +08:00
|
|
|
[(set RO:$rd, (ctpop RO:$rs))], II_POP, FrmR, opstr> {
|
|
|
|
|
let TwoOperandAliasConstraint = "$rd = $rs";
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
class ExtsCins<string opstr, SDPatternOperator Op = null_frag>:
|
|
|
|
|
InstSE<(outs GPR64Opnd:$rt), (ins GPR64Opnd:$rs, uimm5:$pos, uimm5:$lenm1),
|
|
|
|
|
!strconcat(opstr, " $rt, $rs, $pos, $lenm1"),
|
|
|
|
|
[(set GPR64Opnd:$rt, (Op GPR64Opnd:$rs, imm:$pos, imm:$lenm1))],
|
|
|
|
|
NoItinerary, FrmR, opstr> {
|
|
|
|
|
let TwoOperandAliasConstraint = "$rt = $rs";
|
|
|
|
|
}
|
2014-03-20 19:51:58 +08:00
|
|
|
|
|
|
|
|
class SetCC64_R<string opstr, PatFrag cond_op> :
|
|
|
|
|
InstSE<(outs GPR64Opnd:$rd), (ins GPR64Opnd:$rs, GPR64Opnd:$rt),
|
|
|
|
|
!strconcat(opstr, "\t$rd, $rs, $rt"),
|
|
|
|
|
[(set GPR64Opnd:$rd, (cond_op GPR64Opnd:$rs, GPR64Opnd:$rt))],
|
2014-04-03 02:40:43 +08:00
|
|
|
II_SEQ_SNE, FrmR, opstr> {
|
|
|
|
|
let TwoOperandAliasConstraint = "$rd = $rs";
|
|
|
|
|
}
|
2014-03-20 19:51:58 +08:00
|
|
|
|
2014-04-05 00:21:59 +08:00
|
|
|
class SetCC64_I<string opstr, PatFrag cond_op>:
|
|
|
|
|
InstSE<(outs GPR64Opnd:$rt), (ins GPR64Opnd:$rs, simm10_64:$imm10),
|
|
|
|
|
!strconcat(opstr, "\t$rt, $rs, $imm10"),
|
|
|
|
|
[(set GPR64Opnd:$rt, (cond_op GPR64Opnd:$rs, immSExt10_64:$imm10))],
|
|
|
|
|
II_SEQI_SNEI, FrmI, opstr> {
|
|
|
|
|
let TwoOperandAliasConstraint = "$rt = $rs";
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-20 19:51:58 +08:00
|
|
|
// Unsigned Byte Add
|
2014-04-03 02:40:43 +08:00
|
|
|
let Pattern = [(set GPR64Opnd:$rd,
|
|
|
|
|
(and (add GPR64Opnd:$rs, GPR64Opnd:$rt), 255))] in
|
|
|
|
|
def BADDu : ArithLogicR<"baddu", GPR64Opnd, 1, II_BADDU>,
|
|
|
|
|
ADD_FM<0x1c, 0x28>;
|
2014-03-20 19:51:58 +08:00
|
|
|
|
|
|
|
|
// Multiply Doubleword to GPR
|
|
|
|
|
let Defs = [HI0, LO0, P0, P1, P2] in
|
|
|
|
|
def DMUL : ArithLogicR<"dmul", GPR64Opnd, 1, II_DMUL, mul>,
|
|
|
|
|
ADD_FM<0x1c, 0x03>;
|
|
|
|
|
|
2014-04-03 02:40:43 +08:00
|
|
|
// Extract a signed bit field /+32
|
|
|
|
|
def EXTS : ExtsCins<"exts">, EXTS_FM<0x3a>;
|
|
|
|
|
def EXTS32: ExtsCins<"exts32">, EXTS_FM<0x3b>;
|
|
|
|
|
|
|
|
|
|
// Clear and insert a bit field /+32
|
|
|
|
|
def CINS : ExtsCins<"cins">, EXTS_FM<0x32>;
|
|
|
|
|
def CINS32: ExtsCins<"cins32">, EXTS_FM<0x33>;
|
|
|
|
|
|
2014-04-02 02:35:26 +08:00
|
|
|
// Move to multiplier/product register
|
|
|
|
|
def MTM0 : MoveToLOHI<"mtm0", GPR64Opnd, [MPL0, P0, P1, P2]>, MTMR_FM<0x08>;
|
|
|
|
|
def MTM1 : MoveToLOHI<"mtm1", GPR64Opnd, [MPL1, P0, P1, P2]>, MTMR_FM<0x0c>;
|
|
|
|
|
def MTM2 : MoveToLOHI<"mtm2", GPR64Opnd, [MPL2, P0, P1, P2]>, MTMR_FM<0x0d>;
|
|
|
|
|
def MTP0 : MoveToLOHI<"mtp0", GPR64Opnd, [P0]>, MTMR_FM<0x09>;
|
|
|
|
|
def MTP1 : MoveToLOHI<"mtp1", GPR64Opnd, [P1]>, MTMR_FM<0x0a>;
|
|
|
|
|
def MTP2 : MoveToLOHI<"mtp2", GPR64Opnd, [P2]>, MTMR_FM<0x0b>;
|
|
|
|
|
|
2014-03-20 19:51:58 +08:00
|
|
|
// Count Ones in a Word/Doubleword
|
|
|
|
|
def POP : Count1s<"pop", GPR32Opnd>, POP_FM<0x2c>;
|
|
|
|
|
def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>;
|
|
|
|
|
|
|
|
|
|
// Set on equal/not equal
|
|
|
|
|
def SEQ : SetCC64_R<"seq", seteq>, SEQ_FM<0x2a>;
|
2014-04-05 00:21:59 +08:00
|
|
|
def SEQi : SetCC64_I<"seqi", seteq>, SEQI_FM<0x2e>;
|
2014-03-20 19:51:58 +08:00
|
|
|
def SNE : SetCC64_R<"sne", setne>, SEQ_FM<0x2b>;
|
2014-04-05 00:21:59 +08:00
|
|
|
def SNEi : SetCC64_I<"snei", setne>, SEQI_FM<0x2f>;
|
|
|
|
|
|
2014-04-25 00:31:10 +08:00
|
|
|
// 192-bit x 64-bit Unsigned Multiply and Add
|
2014-04-05 00:21:59 +08:00
|
|
|
let Defs = [P0, P1, P2] in
|
|
|
|
|
def V3MULU: ArithLogicR<"v3mulu", GPR64Opnd, 0, II_DMUL>,
|
|
|
|
|
ADD_FM<0x1c, 0x11>;
|
|
|
|
|
|
|
|
|
|
// 64-bit Unsigned Multiply and Add Move
|
|
|
|
|
let Defs = [MPL0, P0, P1, P2] in
|
|
|
|
|
def VMM0 : ArithLogicR<"vmm0", GPR64Opnd, 0, II_DMUL>,
|
|
|
|
|
ADD_FM<0x1c, 0x10>;
|
|
|
|
|
|
|
|
|
|
// 64-bit Unsigned Multiply and Add
|
|
|
|
|
let Defs = [MPL1, MPL2, P0, P1, P2] in
|
|
|
|
|
def VMULU : ArithLogicR<"vmulu", GPR64Opnd, 0, II_DMUL>,
|
|
|
|
|
ADD_FM<0x1c, 0x0f>;
|
|
|
|
|
|
2014-03-20 19:51:58 +08:00
|
|
|
}
|
|
|
|
|
|
2012-04-18 02:03:21 +08:00
|
|
|
}
|
2014-04-03 02:40:43 +08:00
|
|
|
|
2011-10-01 02:51:46 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Arbitrary patterns that map to one or more instructions
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
2011-11-15 03:06:14 +08:00
|
|
|
// extended loads
|
2014-04-30 00:24:10 +08:00
|
|
|
def : MipsPat<(i64 (extloadi1 addr:$src)), (LB64 addr:$src)>;
|
|
|
|
|
def : MipsPat<(i64 (extloadi8 addr:$src)), (LB64 addr:$src)>;
|
|
|
|
|
def : MipsPat<(i64 (extloadi16 addr:$src)), (LH64 addr:$src)>;
|
|
|
|
|
def : MipsPat<(i64 (extloadi32 addr:$src)), (LW64 addr:$src)>;
|
2011-10-11 08:55:05 +08:00
|
|
|
|
|
|
|
|
// hi/lo relocs
|
2012-06-15 05:03:23 +08:00
|
|
|
def : MipsPat<(MipsHi tglobaladdr:$in), (LUi64 tglobaladdr:$in)>;
|
|
|
|
|
def : MipsPat<(MipsHi tblockaddress:$in), (LUi64 tblockaddress:$in)>;
|
|
|
|
|
def : MipsPat<(MipsHi tjumptable:$in), (LUi64 tjumptable:$in)>;
|
|
|
|
|
def : MipsPat<(MipsHi tconstpool:$in), (LUi64 tconstpool:$in)>;
|
|
|
|
|
def : MipsPat<(MipsHi tglobaltlsaddr:$in), (LUi64 tglobaltlsaddr:$in)>;
|
2012-11-22 04:40:38 +08:00
|
|
|
def : MipsPat<(MipsHi texternalsym:$in), (LUi64 texternalsym:$in)>;
|
2012-06-15 05:03:23 +08:00
|
|
|
|
|
|
|
|
def : MipsPat<(MipsLo tglobaladdr:$in), (DADDiu ZERO_64, tglobaladdr:$in)>;
|
|
|
|
|
def : MipsPat<(MipsLo tblockaddress:$in), (DADDiu ZERO_64, tblockaddress:$in)>;
|
|
|
|
|
def : MipsPat<(MipsLo tjumptable:$in), (DADDiu ZERO_64, tjumptable:$in)>;
|
|
|
|
|
def : MipsPat<(MipsLo tconstpool:$in), (DADDiu ZERO_64, tconstpool:$in)>;
|
|
|
|
|
def : MipsPat<(MipsLo tglobaltlsaddr:$in),
|
|
|
|
|
(DADDiu ZERO_64, tglobaltlsaddr:$in)>;
|
2012-11-22 04:40:38 +08:00
|
|
|
def : MipsPat<(MipsLo texternalsym:$in), (DADDiu ZERO_64, texternalsym:$in)>;
|
2012-06-15 05:03:23 +08:00
|
|
|
|
2013-08-07 07:08:38 +08:00
|
|
|
def : MipsPat<(add GPR64:$hi, (MipsLo tglobaladdr:$lo)),
|
|
|
|
|
(DADDiu GPR64:$hi, tglobaladdr:$lo)>;
|
|
|
|
|
def : MipsPat<(add GPR64:$hi, (MipsLo tblockaddress:$lo)),
|
|
|
|
|
(DADDiu GPR64:$hi, tblockaddress:$lo)>;
|
|
|
|
|
def : MipsPat<(add GPR64:$hi, (MipsLo tjumptable:$lo)),
|
|
|
|
|
(DADDiu GPR64:$hi, tjumptable:$lo)>;
|
|
|
|
|
def : MipsPat<(add GPR64:$hi, (MipsLo tconstpool:$lo)),
|
|
|
|
|
(DADDiu GPR64:$hi, tconstpool:$lo)>;
|
|
|
|
|
def : MipsPat<(add GPR64:$hi, (MipsLo tglobaltlsaddr:$lo)),
|
|
|
|
|
(DADDiu GPR64:$hi, tglobaltlsaddr:$lo)>;
|
|
|
|
|
|
|
|
|
|
def : WrapperPat<tglobaladdr, DADDiu, GPR64>;
|
|
|
|
|
def : WrapperPat<tconstpool, DADDiu, GPR64>;
|
|
|
|
|
def : WrapperPat<texternalsym, DADDiu, GPR64>;
|
|
|
|
|
def : WrapperPat<tblockaddress, DADDiu, GPR64>;
|
|
|
|
|
def : WrapperPat<tjumptable, DADDiu, GPR64>;
|
|
|
|
|
def : WrapperPat<tglobaltlsaddr, DADDiu, GPR64>;
|
|
|
|
|
|
|
|
|
|
defm : BrcondPats<GPR64, BEQ64, BNE64, SLT64, SLTu64, SLTi64, SLTiu64,
|
2011-10-12 03:09:09 +08:00
|
|
|
ZERO_64>;
|
|
|
|
|
|
2013-05-22 01:13:47 +08:00
|
|
|
def : MipsPat<(brcond (i32 (setlt i64:$lhs, 1)), bb:$dst),
|
|
|
|
|
(BLEZ64 i64:$lhs, bb:$dst)>;
|
|
|
|
|
def : MipsPat<(brcond (i32 (setgt i64:$lhs, -1)), bb:$dst),
|
|
|
|
|
(BGEZ64 i64:$lhs, bb:$dst)>;
|
|
|
|
|
|
2011-10-12 02:53:46 +08:00
|
|
|
// setcc patterns
|
2013-08-07 07:08:38 +08:00
|
|
|
defm : SeteqPats<GPR64, SLTiu64, XOR64, SLTu64, ZERO_64>;
|
|
|
|
|
defm : SetlePats<GPR64, SLT64, SLTu64>;
|
|
|
|
|
defm : SetgtPats<GPR64, SLT64, SLTu64>;
|
|
|
|
|
defm : SetgePats<GPR64, SLT64, SLTu64>;
|
|
|
|
|
defm : SetgeImmPats<GPR64, SLTi64, SLTiu64>;
|
2011-11-08 02:57:41 +08:00
|
|
|
|
|
|
|
|
// truncate
|
2013-08-07 07:08:38 +08:00
|
|
|
def : MipsPat<(i32 (trunc GPR64:$src)),
|
2014-05-07 18:27:09 +08:00
|
|
|
(SLL (EXTRACT_SUBREG GPR64:$src, sub_32), 0)>;
|
2012-02-28 15:46:26 +08:00
|
|
|
|
2011-12-08 07:14:41 +08:00
|
|
|
// 32-to-64-bit extension
|
2013-08-07 07:08:38 +08:00
|
|
|
def : MipsPat<(i64 (anyext GPR32:$src)), (SLL64_32 GPR32:$src)>;
|
|
|
|
|
def : MipsPat<(i64 (zext GPR32:$src)), (DSRL (DSLL64_32 GPR32:$src), 32)>;
|
|
|
|
|
def : MipsPat<(i64 (sext GPR32:$src)), (SLL64_32 GPR32:$src)>;
|
2011-12-21 06:06:20 +08:00
|
|
|
|
2011-12-21 06:40:40 +08:00
|
|
|
// Sign extend in register
|
2013-08-07 07:08:38 +08:00
|
|
|
def : MipsPat<(i64 (sext_inreg GPR64:$src, i32)),
|
|
|
|
|
(SLL64_64 GPR64:$src)>;
|
2011-12-21 06:40:40 +08:00
|
|
|
|
2012-06-15 05:03:23 +08:00
|
|
|
// bswap MipsPattern
|
2013-08-07 07:08:38 +08:00
|
|
|
def : MipsPat<(bswap GPR64:$rt), (DSHD (DSBH GPR64:$rt))>;
|
2012-10-10 00:27:43 +08:00
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Instruction aliases
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"move $dst, $src",
|
|
|
|
|
(DADDu GPR64Opnd:$dst, GPR64Opnd:$src, ZERO_64), 1>,
|
2014-05-13 19:17:46 +08:00
|
|
|
GPR_64;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"daddu $rs, $rt, $imm",
|
|
|
|
|
(DADDiu GPR64Opnd:$rs, GPR64Opnd:$rt, simm16_64:$imm),
|
|
|
|
|
0>;
|
|
|
|
|
def : MipsInstAlias<"dadd $rs, $rt, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rt, simm16_64:$imm),
|
2014-06-13 20:49:06 +08:00
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"daddu $rs, $imm",
|
|
|
|
|
(DADDiu GPR64Opnd:$rs, GPR64Opnd:$rs, simm16_64:$imm),
|
|
|
|
|
0>;
|
|
|
|
|
def : MipsInstAlias<"dadd $rs, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rs, simm16_64:$imm),
|
2014-06-13 20:49:06 +08:00
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"add $rs, $imm",
|
|
|
|
|
(ADDi GPR32Opnd:$rs, GPR32Opnd:$rs, simm16:$imm),
|
|
|
|
|
0>;
|
|
|
|
|
def : MipsInstAlias<"addu $rs, $imm",
|
|
|
|
|
(ADDiu GPR32Opnd:$rs, GPR32Opnd:$rs, simm16:$imm),
|
|
|
|
|
0>;
|
|
|
|
|
def : MipsInstAlias<"dsll $rd, $rt, $rs",
|
2014-05-09 21:02:27 +08:00
|
|
|
(DSLLV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>,
|
|
|
|
|
ISA_MIPS3;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"dsubu $rt, $rs, $imm",
|
|
|
|
|
(DADDiu GPR64Opnd:$rt, GPR64Opnd:$rs,
|
|
|
|
|
InvertedImOperand64:$imm), 0>;
|
2014-06-13 20:49:06 +08:00
|
|
|
def : MipsInstAlias<"dsubi $rs, $rt, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rt,
|
|
|
|
|
InvertedImOperand64:$imm),
|
|
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def : MipsInstAlias<"dsubi $rs, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rs,
|
|
|
|
|
InvertedImOperand64:$imm),
|
|
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
|
|
|
|
def : MipsInstAlias<"dsub $rs, $rt, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rt,
|
|
|
|
|
InvertedImOperand64:$imm),
|
|
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"dsub $rs, $imm",
|
|
|
|
|
(DADDi GPR64Opnd:$rs, GPR64Opnd:$rs,
|
|
|
|
|
InvertedImOperand64:$imm),
|
2014-06-13 20:49:06 +08:00
|
|
|
0>, ISA_MIPS3_NOT_32R6_64R6;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"dsubu $rs, $imm",
|
|
|
|
|
(DADDiu GPR64Opnd:$rs, GPR64Opnd:$rs,
|
|
|
|
|
InvertedImOperand64:$imm),
|
|
|
|
|
0>;
|
2014-05-09 17:24:49 +08:00
|
|
|
def : MipsInstAlias<"dsra $rd, $rt, $rs",
|
2014-05-09 21:02:27 +08:00
|
|
|
(DSRAV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>,
|
|
|
|
|
ISA_MIPS3;
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"dsrl $rd, $rt, $rs",
|
2014-05-09 21:02:27 +08:00
|
|
|
(DSRLV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>,
|
|
|
|
|
ISA_MIPS3;
|
2013-01-19 04:15:06 +08:00
|
|
|
|
2014-06-19 23:08:04 +08:00
|
|
|
class LoadImm64< string instr_asm, Operand Od, RegisterOperand RO> :
|
|
|
|
|
MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm64),
|
|
|
|
|
!strconcat(instr_asm, "\t$rt, $imm64")> ;
|
|
|
|
|
def LoadImm64Reg : LoadImm64<"dli", imm64, GPR64Opnd>;
|
|
|
|
|
|
2013-05-17 03:40:19 +08:00
|
|
|
/// Move between CPU and coprocessor registers
|
2013-08-28 08:42:50 +08:00
|
|
|
let DecoderNamespace = "Mips64", Predicates = [HasMips64] in {
|
|
|
|
|
def DMFC0 : MFC3OP<"dmfc0", GPR64Opnd>, MFC3OP_FM<0x10, 1>;
|
2014-05-09 21:02:27 +08:00
|
|
|
def DMTC0 : MFC3OP<"dmtc0", GPR64Opnd>, MFC3OP_FM<0x10, 5>, ISA_MIPS3;
|
|
|
|
|
def DMFC2 : MFC3OP<"dmfc2", GPR64Opnd>, MFC3OP_FM<0x12, 1>, ISA_MIPS3;
|
|
|
|
|
def DMTC2 : MFC3OP<"dmtc2", GPR64Opnd>, MFC3OP_FM<0x12, 5>, ISA_MIPS3;
|
2012-10-11 18:21:34 +08:00
|
|
|
}
|
2013-01-19 04:15:06 +08:00
|
|
|
|
2012-10-11 18:21:34 +08:00
|
|
|
// Two operand (implicit 0 selector) versions:
|
2014-05-09 00:12:31 +08:00
|
|
|
def : MipsInstAlias<"dmfc0 $rt, $rd", (DMFC0 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>;
|
|
|
|
|
def : MipsInstAlias<"dmtc0 $rt, $rd", (DMTC0 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>;
|
|
|
|
|
def : MipsInstAlias<"dmfc2 $rt, $rd", (DMFC2 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>;
|
|
|
|
|
def : MipsInstAlias<"dmtc2 $rt, $rd", (DMTC2 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>;
|
2012-10-11 18:21:34 +08:00
|
|
|
|
2014-09-10 14:10:24 +08:00
|
|
|
let Predicates = [HasMips64, HasCnMips] in {
|
|
|
|
|
def : MipsInstAlias<"synciobdma", (SYNC 0x2), 0>;
|
|
|
|
|
def : MipsInstAlias<"syncs", (SYNC 0x6), 0>;
|
|
|
|
|
def : MipsInstAlias<"syncw", (SYNC 0x4), 0>;
|
|
|
|
|
def : MipsInstAlias<"syncws", (SYNC 0x5), 0>;
|
|
|
|
|
}
|