forked from OSchip/llvm-project
27 lines
909 B
LLVM
27 lines
909 B
LLVM
|
; RUN: llvm-as < %s | llc -march=arm -mattr=+neon > %t
|
||
|
; RUN: grep {vmovn\\.i16} %t | count 1
|
||
|
; RUN: grep {vmovn\\.i32} %t | count 1
|
||
|
; RUN: grep {vmovn\\.i64} %t | count 1
|
||
|
|
||
|
define <8 x i8> @vmovni16(<8 x i16>* %A) nounwind {
|
||
|
%tmp1 = load <8 x i16>* %A
|
||
|
%tmp2 = call <8 x i8> @llvm.arm.neon.vmovn.v8i8(<8 x i16> %tmp1)
|
||
|
ret <8 x i8> %tmp2
|
||
|
}
|
||
|
|
||
|
define <4 x i16> @vmovni32(<4 x i32>* %A) nounwind {
|
||
|
%tmp1 = load <4 x i32>* %A
|
||
|
%tmp2 = call <4 x i16> @llvm.arm.neon.vmovn.v4i16(<4 x i32> %tmp1)
|
||
|
ret <4 x i16> %tmp2
|
||
|
}
|
||
|
|
||
|
define <2 x i32> @vmovni64(<2 x i64>* %A) nounwind {
|
||
|
%tmp1 = load <2 x i64>* %A
|
||
|
%tmp2 = call <2 x i32> @llvm.arm.neon.vmovn.v2i32(<2 x i64> %tmp1)
|
||
|
ret <2 x i32> %tmp2
|
||
|
}
|
||
|
|
||
|
declare <8 x i8> @llvm.arm.neon.vmovn.v8i8(<8 x i16>) nounwind readnone
|
||
|
declare <4 x i16> @llvm.arm.neon.vmovn.v4i16(<4 x i32>) nounwind readnone
|
||
|
declare <2 x i32> @llvm.arm.neon.vmovn.v2i32(<2 x i64>) nounwind readnone
|