maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/PowerPC/CMakeLists.txt

35 lines
1008 B
CMake
Raw Normal View History

CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
set(LLVM_TARGET_DEFINITIONS PPC.td)
tablegen(PPCGenInstrNames.inc -gen-instr-enums)
tablegen(PPCGenRegisterNames.inc -gen-register-enums)
tablegen(PPCGenAsmWriter.inc -gen-asm-writer)
tablegen(PPCGenCodeEmitter.inc -gen-emitter)
Implement a basic MCCodeEmitter for PPC. This doesn't handle fixups yet, and doesn't handle actually encoding operand values, but this is enough for llc -show-mc-encoding to show the base instruction encoding information, e.g.: mflr r0 ; encoding: [0x7c,0x08,0x02,0xa6] stw r0, 8(r1) ; encoding: [0x90,0x00,0x00,0x00] stwu r1, -64(r1) ; encoding: [0x94,0x00,0x00,0x00] Ltmp0: lhz r4, 4(r3) ; encoding: [0xa0,0x00,0x00,0x00] cmplwi cr0, r4, 8 ; encoding: [0x28,0x00,0x00,0x00] beq cr0, LBB0_2 ; encoding: [0x40,0x00,0x00,0x00] llvm-svn: 119116
2010-11-15 12:16:32 +08:00
tablegen(PPCGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
tablegen(PPCGenRegisterInfo.h.inc -gen-register-desc-header)
tablegen(PPCGenRegisterInfo.inc -gen-register-desc)
tablegen(PPCGenInstrInfo.inc -gen-instr-desc)
tablegen(PPCGenDAGISel.inc -gen-dag-isel)
tablegen(PPCGenCallingConv.inc -gen-callingconv)
tablegen(PPCGenSubtarget.inc -gen-subtarget)
add_llvm_target(PowerPCCodeGen
Wire up primitive support in the assembler backend for writing .o files directly on the mac. This is very early, doesn't support relocations and has a terrible hack to avoid .machine from being printed, but despite that it generates an bitwise-identical-to-cctools .o file for stuff like this: define i32 @test() nounwind { ret i32 42 } I don't plan to continue pushing this forward, but if anyone else was interested in doing it, it should be really straight-forward. llvm-svn: 119136
2010-11-15 16:49:58 +08:00
PPCAsmBackend.cpp
move PPCAsmPrinter into the main PPC library, like ARM and X86. llvm-svn: 119054
2010-11-15 02:33:33 +08:00
PPCAsmPrinter.cpp
CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
PPCBranchSelector.cpp
PPCCodeEmitter.cpp
PPCHazardRecognizers.cpp
PPCInstrInfo.cpp
PPCISelDAGToDAG.cpp
PPCISelLowering.cpp
Update CMake stuff llvm-svn: 123171
2011-01-10 20:39:23 +08:00
PPCFrameLowering.cpp
CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
PPCJITInfo.cpp
Normalize makefile comments and sort cmake file lists. llvm-svn: 80584
2009-08-31 21:05:24 +08:00
PPCMCAsmInfo.cpp
Implement a basic MCCodeEmitter for PPC. This doesn't handle fixups yet, and doesn't handle actually encoding operand values, but this is enough for llc -show-mc-encoding to show the base instruction encoding information, e.g.: mflr r0 ; encoding: [0x7c,0x08,0x02,0xa6] stw r0, 8(r1) ; encoding: [0x90,0x00,0x00,0x00] stwu r1, -64(r1) ; encoding: [0x94,0x00,0x00,0x00] Ltmp0: lhz r4, 4(r3) ; encoding: [0xa0,0x00,0x00,0x00] cmplwi cr0, r4, 8 ; encoding: [0x28,0x00,0x00,0x00] beq cr0, LBB0_2 ; encoding: [0x40,0x00,0x00,0x00] llvm-svn: 119116
2010-11-15 12:16:32 +08:00
PPCMCCodeEmitter.cpp
stub out PPCMCInstLowering, add a new option that uses it and the new instprinter when -enable-ppc-inst-printer is passed to llc. llvm-svn: 119061
2010-11-15 03:53:02 +08:00
PPCMCInstLower.cpp
CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
PPCPredicates.cpp
PPCRegisterInfo.cpp
PPCSubtarget.cpp
PPCTargetMachine.cpp
Add skeleton target-specific SelectionDAGInfo files. llvm-svn: 101564
2010-04-17 07:04:22 +08:00
PPCSelectionDAGInfo.cpp
CMake: Builds all targets. llvm-svn: 56641
2008-09-26 12:40:32 +08:00
)