maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/ARM/Makefile

25 lines
903 B
Makefile
Raw Normal View History

added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
##===- lib/Target/ARM/Makefile -----------------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
remove attribution from lib Makefiles. llvm-svn: 45415
2007-12-30 04:09:26 +08:00
# This file is distributed under the University of Illinois Open Source
added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
ARM backend contribution from Apple. llvm-svn: 33353
2007-01-19 15:51:42 +08:00
added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
LEVEL = ../../..
Move ARM to pluggable asmprinter llvm-svn: 54889
2008-08-17 21:55:10 +08:00
LIBRARYNAME = LLVMARMCodeGen
added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
TARGET = ARM
# Make sure that tblgen is run, first thing.
Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.inc llvm-svn: 134024
2011-06-29 04:07:07 +08:00
BUILT_SOURCES = ARMGenRegisterInfo.inc ARMGenInstrInfo.inc \
Starting to refactor Target to separate out code that's needed to fully describe target machine from those that are only needed by codegen. The goal is to sink the essential target description into MC layer so we can start building MC based tools without needing to link in the entire codegen. First step is to refactor TargetRegisterInfo. This patch added a base class MCRegisterInfo which TargetRegisterInfo is derived from. Changed TableGen to separate register description from the rest of the stuff. llvm-svn: 133782
2011-06-24 09:44:41 +08:00
ARMGenAsmWriter.inc ARMGenAsmMatcher.inc \
Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency. llvm-svn: 134281
2011-07-02 06:36:09 +08:00
ARMGenDAGISel.inc ARMGenSubtargetInfo.inc \
Temporarily Revert "Nuke the old JIT." as it's not quite ready to be deleted. This will be reapplied as soon as possible and before the 3.6 branch date at any rate. Approved by Jim Grosbach, Lang Hames, Rafael Espindola. This reverts commits r215111, 215115, 215116, 215117, 215136. llvm-svn: 215154
2014-08-08 06:02:54 +08:00
ARMGenCodeEmitter.inc ARMGenCallingConv.inc \
Remove edis - the enhanced disassembler. Fixes PR14654. llvm-svn: 170578
2012-12-20 03:55:47 +08:00
ARMGenFastISel.inc ARMGenMCCodeEmitter.inc \
Don't continue generating the old-style decoder file. llvm-svn: 137150
2011-08-10 05:30:29 +08:00
ARMGenMCPseudoLowering.inc ARMGenDisassemblerTables.inc
added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
Add ARM MC registry routines. llvm-svn: 134547
2011-07-07 06:02:34 +08:00
DIRS = InstPrinter AsmParser Disassembler TargetInfo MCTargetDesc
Move ARM to pluggable asmprinter llvm-svn: 54889
2008-08-17 21:55:10 +08:00
added a skeleton of the ARM backend llvm-svn: 28301
2006-05-15 06:18:28 +08:00
include $(LEVEL)/Makefile.common