2012-03-17 17:39:20 +08:00
|
|
|
//===-- HexagonMCTargetDesc.cpp - Hexagon Target Descriptions -------------===//
|
2011-12-16 06:29:08 +08:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2012-03-17 17:28:37 +08:00
|
|
|
// This file provides Hexagon specific target descriptions.
|
2011-12-16 06:29:08 +08:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "HexagonMCTargetDesc.h"
|
|
|
|
#include "HexagonMCAsmInfo.h"
|
2014-11-21 05:56:35 +08:00
|
|
|
#include "MCTargetDesc/HexagonInstPrinter.h"
|
2011-12-16 06:29:08 +08:00
|
|
|
#include "llvm/MC/MCCodeGenInfo.h"
|
2014-11-07 01:05:51 +08:00
|
|
|
#include "llvm/MC/MCELFStreamer.h"
|
2011-12-16 06:29:08 +08:00
|
|
|
#include "llvm/MC/MCInstrInfo.h"
|
|
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
2013-02-21 00:13:27 +08:00
|
|
|
#include "llvm/MC/MCStreamer.h"
|
2011-12-16 06:29:08 +08:00
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
2014-01-07 19:48:04 +08:00
|
|
|
#include "llvm/MC/MachineLocation.h"
|
2012-02-05 15:21:30 +08:00
|
|
|
#include "llvm/Support/ErrorHandling.h"
|
2011-12-16 06:29:08 +08:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
|
2014-04-22 10:03:14 +08:00
|
|
|
using namespace llvm;
|
|
|
|
|
2011-12-16 06:29:08 +08:00
|
|
|
#define GET_INSTRINFO_MC_DESC
|
|
|
|
#include "HexagonGenInstrInfo.inc"
|
|
|
|
|
|
|
|
#define GET_SUBTARGETINFO_MC_DESC
|
|
|
|
#include "HexagonGenSubtargetInfo.inc"
|
|
|
|
|
|
|
|
#define GET_REGINFO_MC_DESC
|
|
|
|
#include "HexagonGenRegisterInfo.inc"
|
|
|
|
|
2015-02-20 01:38:39 +08:00
|
|
|
MCInstrInfo *llvm::createHexagonMCInstrInfo() {
|
2011-12-16 06:29:08 +08:00
|
|
|
MCInstrInfo *X = new MCInstrInfo();
|
|
|
|
InitHexagonMCInstrInfo(X);
|
|
|
|
return X;
|
|
|
|
}
|
|
|
|
|
|
|
|
static MCRegisterInfo *createHexagonMCRegisterInfo(StringRef TT) {
|
|
|
|
MCRegisterInfo *X = new MCRegisterInfo();
|
|
|
|
InitHexagonMCRegisterInfo(X, Hexagon::R0);
|
|
|
|
return X;
|
|
|
|
}
|
|
|
|
|
2014-10-03 21:18:11 +08:00
|
|
|
static MCSubtargetInfo *
|
|
|
|
createHexagonMCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS) {
|
2011-12-16 06:29:08 +08:00
|
|
|
MCSubtargetInfo *X = new MCSubtargetInfo();
|
|
|
|
InitHexagonMCSubtargetInfo(X, TT, CPU, FS);
|
|
|
|
return X;
|
|
|
|
}
|
|
|
|
|
2013-05-13 09:16:13 +08:00
|
|
|
static MCAsmInfo *createHexagonMCAsmInfo(const MCRegisterInfo &MRI,
|
|
|
|
StringRef TT) {
|
2013-05-11 02:16:59 +08:00
|
|
|
MCAsmInfo *MAI = new HexagonMCAsmInfo(TT);
|
2011-12-16 06:29:08 +08:00
|
|
|
|
|
|
|
// VirtualFP = (R30 + #0).
|
2014-10-03 21:18:11 +08:00
|
|
|
MCCFIInstruction Inst =
|
|
|
|
MCCFIInstruction::createDefCfa(nullptr, Hexagon::R30, 0);
|
2013-05-13 09:16:13 +08:00
|
|
|
MAI->addInitialFrameState(Inst);
|
2011-12-16 06:29:08 +08:00
|
|
|
|
|
|
|
return MAI;
|
|
|
|
}
|
|
|
|
|
|
|
|
static MCCodeGenInfo *createHexagonMCCodeGenInfo(StringRef TT, Reloc::Model RM,
|
2014-10-03 21:18:11 +08:00
|
|
|
CodeModel::Model CM,
|
|
|
|
CodeGenOpt::Level OL) {
|
2011-12-16 06:29:08 +08:00
|
|
|
MCCodeGenInfo *X = new MCCodeGenInfo();
|
|
|
|
// For the time being, use static relocations, since there's really no
|
|
|
|
// support for PIC yet.
|
|
|
|
X->InitMCCodeGenInfo(Reloc::Static, CM, OL);
|
|
|
|
return X;
|
|
|
|
}
|
2015-03-31 08:10:04 +08:00
|
|
|
static MCInstPrinter *createHexagonMCInstPrinter(const Triple &T,
|
|
|
|
unsigned SyntaxVariant,
|
2014-10-16 02:27:40 +08:00
|
|
|
const MCAsmInfo &MAI,
|
|
|
|
const MCInstrInfo &MII,
|
2015-03-31 08:10:04 +08:00
|
|
|
const MCRegisterInfo &MRI) {
|
2014-10-16 02:27:40 +08:00
|
|
|
return new HexagonInstPrinter(MAI, MII, MRI);
|
|
|
|
}
|
2011-12-16 06:29:08 +08:00
|
|
|
|
|
|
|
// Force static initialization.
|
|
|
|
extern "C" void LLVMInitializeHexagonTargetMC() {
|
|
|
|
// Register the MC asm info.
|
|
|
|
RegisterMCAsmInfoFn X(TheHexagonTarget, createHexagonMCAsmInfo);
|
|
|
|
|
|
|
|
// Register the MC codegen info.
|
|
|
|
TargetRegistry::RegisterMCCodeGenInfo(TheHexagonTarget,
|
|
|
|
createHexagonMCCodeGenInfo);
|
|
|
|
|
|
|
|
// Register the MC instruction info.
|
2014-10-03 21:18:11 +08:00
|
|
|
TargetRegistry::RegisterMCInstrInfo(TheHexagonTarget,
|
|
|
|
createHexagonMCInstrInfo);
|
2011-12-16 06:29:08 +08:00
|
|
|
|
|
|
|
// Register the MC register info.
|
|
|
|
TargetRegistry::RegisterMCRegInfo(TheHexagonTarget,
|
|
|
|
createHexagonMCRegisterInfo);
|
|
|
|
|
|
|
|
// Register the MC subtarget info.
|
|
|
|
TargetRegistry::RegisterMCSubtargetInfo(TheHexagonTarget,
|
|
|
|
createHexagonMCSubtargetInfo);
|
2014-10-03 21:18:11 +08:00
|
|
|
|
|
|
|
// Register the MC Code Emitter
|
|
|
|
TargetRegistry::RegisterMCCodeEmitter(TheHexagonTarget,
|
|
|
|
createHexagonMCCodeEmitter);
|
2014-10-16 02:27:40 +08:00
|
|
|
|
|
|
|
// Register the MC Inst Printer
|
|
|
|
TargetRegistry::RegisterMCInstPrinter(TheHexagonTarget,
|
|
|
|
createHexagonMCInstPrinter);
|
2014-11-07 01:05:51 +08:00
|
|
|
|
|
|
|
// Register the asm backend
|
|
|
|
TargetRegistry::RegisterMCAsmBackend(TheHexagonTarget,
|
|
|
|
createHexagonAsmBackend);
|
2011-12-16 06:29:08 +08:00
|
|
|
}
|