maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/Analysis/CostModel/AMDGPU/control-flow.ll

54 lines
1.6 KiB
LLVM
Raw Normal View History

[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
; RUN: opt -cost-model -analyze -mtriple=amdgcn-unknown-amdhsa < %s | FileCheck --check-prefixes=ALL,SPEED %s
; RUN: opt -cost-model -cost-kind=code-size -analyze -mtriple=amdgcn-unknown-amdhsa < %s | FileCheck --check-prefixes=ALL,SIZE %s
[NFC] Refactor tests to improve readability.
2021-09-24 01:14:55 +08:00
; END.
[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
; ALL-LABEL: 'test_br_cost'
[NFC] Refactor tests to improve readability.
2021-09-24 01:14:55 +08:00
; SPEED-NEXT: estimated cost of 7 for instruction: br i1
[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
; SPEED: estimated cost of 4 for instruction: br label
[NFC] Refactor tests to improve readability.
2021-09-24 01:14:55 +08:00
; SPEED-NEXT: estimated cost of 1 for instruction: %phi = phi i32 [
; SPEED-NEXT: estimated cost of 10 for instruction: ret void
; SIZE-NEXT: estimated cost of 5 for instruction: br i1
[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
; SIZE: estimated cost of 1 for instruction: br label
[NFC] Refactor tests to improve readability.
2021-09-24 01:14:55 +08:00
; SIZE-NEXT: estimated cost of 0 for instruction: %phi = phi i32 [
; SIZE-NEXT: estimated cost of 1 for instruction: ret void
[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
define amdgpu_kernel void @test_br_cost(i32 addrspace(1)* %out, i32 addrspace(1)* %vaddr, i32 %b) #0 {
bb0:
br i1 undef, label %bb1, label %bb2
bb1:
%vec = load i32, i32 addrspace(1)* %vaddr
%add = add i32 %vec, %b
store i32 %add, i32 addrspace(1)* %out
br label %bb2
bb2:
%phi = phi i32 [ %b, %bb0 ], [ %add, %bb1 ]
ret void
}
; ALL-LABEL: 'test_switch_cost'
[NFC] Refactor tests to improve readability.
2021-09-24 01:14:55 +08:00
; SPEED-NEXT: estimated cost of 24 for instruction: switch
; SIZE-NEXT: estimated cost of 18 for instruction: switch
[AMDGPU][CostModel] Refine cost model for control-flow instructions. Added cost estimation for switch instruction, updated costs of branches, fixed phi cost. Had to increase `-amdgpu-unroll-threshold-if` default value since conditional branch cost (size) was corrected to higher value. Test renamed to "control-flow.ll". Removed redundant code in `X86TTIImpl::getCFInstrCost()` and `PPCTTIImpl::getCFInstrCost()`. Reviewed By: rampitec Differential Revision: https://reviews.llvm.org/D96805
2021-02-17 03:20:06 +08:00
define amdgpu_kernel void @test_switch_cost(i32 %a) #0 {
entry:
switch i32 %a, label %default [
i32 0, label %case0
i32 1, label %case1
]
case0:
store volatile i32 undef, i32 addrspace(1)* undef
ret void
case1:
store volatile i32 undef, i32 addrspace(1)* undef
ret void
default:
store volatile i32 undef, i32 addrspace(1)* undef
ret void
end:
ret void
}