2017-12-19 20:19:08 +08:00
|
|
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
|
|
|
# RUN: llc -run-pass=t2-reduce-size %s -o - | FileCheck %s
|
|
|
|
|
|
|
|
|
|
--- |
|
|
|
|
|
target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
|
|
|
|
|
target triple = "thumbv8m.main-arm-none-eabi"
|
|
|
|
|
|
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
|
|
|
define i32 @test(i32 %x, i32 %y) local_unnamed_addr #0 {
|
|
|
|
|
entry:
|
|
|
|
|
%cmp6 = icmp sgt i32 %y, 0
|
|
|
|
|
br i1 %cmp6, label %for.body.preheader, label %for.cond.cleanup
|
|
|
|
|
|
|
|
|
|
for.body.preheader: ; preds = %entry
|
|
|
|
|
br label %for.body
|
|
|
|
|
|
|
|
|
|
for.cond.cleanup: ; preds = %for.body, %entry
|
|
|
|
|
%sum.0.lcssa = phi i32 [ 1, %entry ], [ %mul, %for.body ]
|
|
|
|
|
ret i32 %sum.0.lcssa
|
|
|
|
|
|
|
|
|
|
for.body: ; preds = %for.body, %for.body.preheader
|
|
|
|
|
%lsr.iv1 = phi i32 [ %lsr.iv.next2, %for.body ], [ %x, %for.body.preheader ]
|
|
|
|
|
%lsr.iv = phi i32 [ %lsr.iv.next, %for.body ], [ %y, %for.body.preheader ]
|
|
|
|
|
%sum.07 = phi i32 [ %mul, %for.body ], [ 1, %for.body.preheader ]
|
|
|
|
|
%mul = mul nsw i32 %lsr.iv1, %sum.07
|
|
|
|
|
%lsr.iv.next = add i32 %lsr.iv, -1
|
|
|
|
|
%lsr.iv.next2 = add i32 %lsr.iv1, 1
|
|
|
|
|
%exitcond = icmp eq i32 %lsr.iv.next, 0
|
|
|
|
|
br i1 %exitcond, label %for.cond.cleanup, label %for.body
|
|
|
|
|
}
|
|
|
|
|
|
[ARM] Replace fp-only-sp and d16 with fp64 and d32.
Those two subtarget features were awkward because their semantics are
reversed: each one indicates the _lack_ of support for something in
the architecture, rather than the presence. As a consequence, you
don't get the behavior you want if you combine two sets of feature
bits.
Each SubtargetFeature for an FP architecture version now comes in four
versions, one for each combination of those options. So you can still
say (for example) '+vfp2' in a feature string and it will mean what
it's always meant, but there's a new string '+vfp2d16sp' meaning the
version without those extra options.
A lot of this change is just mechanically replacing positive checks
for the old features with negative checks for the new ones. But one
more interesting change is that I've rearranged getFPUFeatures() so
that the main FPU feature is appended to the output list *before*
rather than after the features derived from the Restriction field, so
that -fp64 and -d32 can override defaults added by the main feature.
Reviewers: dmgreen, samparker, SjoerdMeijer
Subscribers: srhines, javed.absar, eraman, kristof.beyls, hiraditya, zzheng, Petar.Avramovic, cfe-commits, llvm-commits
Tags: #clang, #llvm
Differential Revision: https://reviews.llvm.org/D60691
llvm-svn: 361845
2019-05-29 00:13:20 +08:00
|
|
|
attributes #0 = { norecurse nounwind readnone "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="cortex-m7" "target-features"="-d32,+dsp,+fp-armv8,-fp64,+hwdiv,+strict-align,+thumb-mode,-crc,-dotprod,-hwdiv-arm,-ras" "unsafe-fp-math"="false" "use-soft-float"="false" }
|
2017-12-19 20:19:08 +08:00
|
|
|
|
|
|
|
|
...
|
|
|
|
|
---
|
|
|
|
|
name: test
|
|
|
|
|
tracksRegLiveness: true
|
|
|
|
|
liveins:
|
2018-02-01 06:04:26 +08:00
|
|
|
- { reg: '$r0', virtual-reg: '' }
|
|
|
|
|
- { reg: '$r1', virtual-reg: '' }
|
2017-12-19 20:19:08 +08:00
|
|
|
body: |
|
|
|
|
|
; CHECK-LABEL: name: test
|
|
|
|
|
; CHECK: bb.0.entry:
|
|
|
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
2018-02-01 06:04:26 +08:00
|
|
|
; CHECK: liveins: $r0, $r1
|
|
|
|
|
; CHECK: $r2 = tMOVr $r0, 14, $noreg
|
|
|
|
|
; CHECK: $r0, dead $cpsr = tMOVi8 1, 14, $noreg
|
|
|
|
|
; CHECK: tCMPi8 $r1, 1, 14, $noreg, implicit-def $cpsr
|
|
|
|
|
; CHECK: t2Bcc %bb.2, 11, killed $cpsr
|
2017-12-19 20:19:08 +08:00
|
|
|
; CHECK: bb.1.for.body:
|
|
|
|
|
; CHECK: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
2018-02-01 06:04:26 +08:00
|
|
|
; CHECK: liveins: $r0, $r1, $r2
|
|
|
|
|
; CHECK: $r0, dead $cpsr = tMUL $r2, killed $r0, 14, $noreg
|
|
|
|
|
; CHECK: $r2, dead $cpsr = tADDi8 killed $r2, 1, 14, $noreg
|
|
|
|
|
; CHECK: $r1, $cpsr = tSUBi8 killed $r1, 1, 14, $noreg
|
|
|
|
|
; CHECK: t2Bcc %bb.1, 1, killed $cpsr
|
2017-12-19 20:19:08 +08:00
|
|
|
; CHECK: bb.2.for.cond.cleanup:
|
2018-02-01 06:04:26 +08:00
|
|
|
; CHECK: liveins: $r0
|
|
|
|
|
; CHECK: tBX_RET 14, $noreg, implicit $r0
|
2017-12-19 20:19:08 +08:00
|
|
|
bb.0.entry:
|
|
|
|
|
successors: %bb.1.for.body, %bb.2.for.cond.cleanup
|
2018-02-01 06:04:26 +08:00
|
|
|
liveins: $r0, $r1
|
2017-12-19 20:19:08 +08:00
|
|
|
|
2018-02-01 06:04:26 +08:00
|
|
|
$r2 = tMOVr $r0, 14, _
|
|
|
|
|
$r0 = t2MOVi 1, 14, _, _
|
|
|
|
|
t2CMPri $r1, 1, 14, _, implicit-def $cpsr
|
|
|
|
|
t2Bcc %bb.2.for.cond.cleanup, 11, killed $cpsr
|
2017-12-19 20:19:08 +08:00
|
|
|
|
|
|
|
|
bb.1.for.body:
|
|
|
|
|
successors: %bb.2.for.cond.cleanup, %bb.1.for.body
|
2018-02-01 06:04:26 +08:00
|
|
|
liveins: $r0, $r1, $r2
|
2017-12-19 20:19:08 +08:00
|
|
|
|
2018-02-01 06:04:26 +08:00
|
|
|
$r0 = t2MUL $r2, killed $r0, 14, _
|
|
|
|
|
$r2 = t2ADDri killed $r2, 1, 14, _, _
|
|
|
|
|
$r1 = t2SUBri killed $r1, 1, 14, _, def $cpsr
|
|
|
|
|
t2Bcc %bb.1.for.body, 1, killed $cpsr
|
2017-12-19 20:19:08 +08:00
|
|
|
|
|
|
|
|
bb.2.for.cond.cleanup:
|
2018-02-01 06:04:26 +08:00
|
|
|
liveins: $r0
|
2017-12-19 20:19:08 +08:00
|
|
|
|
2018-02-01 06:04:26 +08:00
|
|
|
tBX_RET 14, _, implicit $r0
|
2017-12-19 20:19:08 +08:00
|
|
|
|
|
|
|
|
...
|