2015-08-01 01:53:38 +08:00
|
|
|
//===- WebAssemblyInstrControl.td-WebAssembly control-flow ------*- tablegen -*-
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
///
|
|
|
|
/// \file
|
|
|
|
/// \brief WebAssembly control-flow code-gen constructs.
|
|
|
|
///
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2015-09-17 00:51:30 +08:00
|
|
|
let isBranch = 1, isTerminator = 1, hasCtrlDep = 1 in {
|
2015-11-17 05:04:51 +08:00
|
|
|
def BR_IF : I<(outs), (ins I32:$a, bb_op:$dst),
|
2015-11-13 08:46:31 +08:00
|
|
|
[(brcond I32:$a, bb:$dst)],
|
2015-11-19 01:05:35 +08:00
|
|
|
"br_if \t$a, $dst">;
|
2015-09-17 00:51:30 +08:00
|
|
|
let isBarrier = 1 in {
|
|
|
|
def BR : I<(outs), (ins bb_op:$dst),
|
2015-11-06 04:42:30 +08:00
|
|
|
[(br bb:$dst)],
|
2015-11-19 01:05:35 +08:00
|
|
|
"br \t$dst">;
|
2015-09-17 00:51:30 +08:00
|
|
|
} // isBarrier = 1
|
|
|
|
} // isBranch = 1, isTerminator = 1, hasCtrlDep = 1
|
|
|
|
|
|
|
|
// TODO: SelectionDAG's lowering insists on using a pointer as the index for
|
2015-11-20 11:02:49 +08:00
|
|
|
// jump tables, so in practice we don't ever use TABLESWITCH_I64 in wasm32 mode
|
2015-09-17 00:51:30 +08:00
|
|
|
// currently.
|
|
|
|
let isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in {
|
2015-11-20 11:02:49 +08:00
|
|
|
def TABLESWITCH_I32 : I<(outs), (ins I32:$index, variable_ops),
|
|
|
|
[(WebAssemblytableswitch I32:$index)],
|
|
|
|
"tableswitch\t$index">;
|
|
|
|
def TABLESWITCH_I64 : I<(outs), (ins I64:$index, variable_ops),
|
|
|
|
[(WebAssemblytableswitch I64:$index)],
|
|
|
|
"tableswitch\t$index">;
|
2015-09-17 00:51:30 +08:00
|
|
|
} // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1
|
|
|
|
|
|
|
|
// Placemarkers to indicate the start of a block or loop scope.
|
2015-11-19 01:05:35 +08:00
|
|
|
def BLOCK : I<(outs), (ins bb_op:$dst), [], "block \t$dst">;
|
|
|
|
def LOOP : I<(outs), (ins bb_op:$dst), [], "loop \t$dst">;
|
2015-09-17 00:51:30 +08:00
|
|
|
|
2015-08-01 12:48:44 +08:00
|
|
|
multiclass RETURN<WebAssemblyRegClass vt> {
|
2015-11-06 04:42:30 +08:00
|
|
|
def RETURN_#vt : I<(outs), (ins vt:$val), [(WebAssemblyreturn vt:$val)],
|
2015-11-19 01:05:35 +08:00
|
|
|
"return \t$val">;
|
2015-08-01 12:48:44 +08:00
|
|
|
}
|
2015-11-10 08:30:57 +08:00
|
|
|
|
|
|
|
let isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in {
|
|
|
|
let isReturn = 1 in {
|
2015-09-26 09:09:44 +08:00
|
|
|
defm : RETURN<I32>;
|
|
|
|
defm : RETURN<I64>;
|
|
|
|
defm : RETURN<F32>;
|
|
|
|
defm : RETURN<F64>;
|
2015-11-06 04:42:30 +08:00
|
|
|
def RETURN_VOID : I<(outs), (ins), [(WebAssemblyreturn)], "return">;
|
2015-11-10 08:30:57 +08:00
|
|
|
} // isReturn = 1
|
|
|
|
def UNREACHABLE : I<(outs), (ins), [(trap)], "unreachable">;
|
|
|
|
} // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1
|