2012-02-02 07:20:51 +08:00
|
|
|
; RUN: llc < %s -mcpu=generic -march=x86 -post-RA-scheduler=false | FileCheck %s
|
2009-09-22 02:32:20 +08:00
|
|
|
; rdar://7226797
|
2009-09-19 03:59:53 +08:00
|
|
|
|
|
|
|
; LLVM should omit the testl and use the flags result from the orl.
|
|
|
|
|
|
|
|
; CHECK: or:
|
|
|
|
define void @or(float* %A, i32 %IA, i32 %N) nounwind {
|
|
|
|
entry:
|
|
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
2011-07-09 04:46:18 +08:00
|
|
|
; CHECK: orl %e
|
2009-09-19 05:23:12 +08:00
|
|
|
; CHECK-NEXT: je
|
2009-09-19 03:59:53 +08:00
|
|
|
%3 = or i32 %2, %1 ; <i32> [#uses=1]
|
|
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
|
|
br i1 %4, label %return, label %bb
|
|
|
|
|
|
|
|
bb: ; preds = %entry
|
|
|
|
store float 0.000000e+00, float* %A, align 4
|
|
|
|
ret void
|
|
|
|
|
|
|
|
return: ; preds = %entry
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
; CHECK: xor:
|
|
|
|
define void @xor(float* %A, i32 %IA, i32 %N) nounwind {
|
|
|
|
entry:
|
|
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
|
|
; CHECK: xorl $1, %e
|
2009-09-19 05:23:12 +08:00
|
|
|
; CHECK-NEXT: je
|
2009-09-19 03:59:53 +08:00
|
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
|
|
%3 = xor i32 %2, %1 ; <i32> [#uses=1]
|
|
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
|
|
br i1 %4, label %return, label %bb
|
|
|
|
|
|
|
|
bb: ; preds = %entry
|
|
|
|
store float 0.000000e+00, float* %A, align 4
|
|
|
|
ret void
|
|
|
|
|
|
|
|
return: ; preds = %entry
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
; CHECK: and:
|
|
|
|
define void @and(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
|
|
|
|
entry:
|
|
|
|
store i8 0, i8* %p
|
|
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
|
|
; CHECK: andl $3, %
|
|
|
|
; CHECK-NEXT: movb %
|
2009-09-19 05:23:12 +08:00
|
|
|
; CHECK-NEXT: je
|
2009-09-19 03:59:53 +08:00
|
|
|
%3 = and i32 %2, %1 ; <i32> [#uses=1]
|
|
|
|
%t = trunc i32 %3 to i8
|
|
|
|
store i8 %t, i8* %p
|
|
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
|
|
br i1 %4, label %return, label %bb
|
|
|
|
|
|
|
|
bb: ; preds = %entry
|
|
|
|
store float 0.000000e+00, float* null, align 4
|
|
|
|
ret void
|
|
|
|
|
|
|
|
return: ; preds = %entry
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
Instruction fixes, added instructions, and AsmString changes in the
X86 instruction tables.
Also (while I was at it) cleaned up the X86 tables, removing tabs and
80-line violations.
This patch was reviewed by Chris Lattner, but please let me know if
there are any problems.
* X86*.td
Removed tabs and fixed 80-line violations
* X86Instr64bit.td
(IRET, POPCNT, BT_, LSL, SWPGS, PUSH_S, POP_S, L_S, SMSW)
Added
(CALL, CMOV) Added qualifiers
(JMP) Added PC-relative jump instruction
(POPFQ/PUSHFQ) Added qualifiers; renamed PUSHFQ to indicate
that it is 64-bit only (ambiguous since it has no
REX prefix)
(MOV) Added rr form going the other way, which is encoded
differently
(MOV) Changed immediates to offsets, which is more correct;
also fixed MOV64o64a to have to a 64-bit offset
(MOV) Fixed qualifiers
(MOV) Added debug-register and condition-register moves
(MOVZX) Added more forms
(ADC, SUB, SBB, AND, OR, XOR) Added reverse forms, which
(as with MOV) are encoded differently
(ROL) Made REX.W required
(BT) Uncommented mr form for disassembly only
(CVT__2__) Added several missing non-intrinsic forms
(LXADD, XCHG) Reordered operands to make more sense for
MRMSrcMem
(XCHG) Added register-to-register forms
(XADD, CMPXCHG, XCHG) Added non-locked forms
* X86InstrSSE.td
(CVTSS2SI, COMISS, CVTTPS2DQ, CVTPS2PD, CVTPD2PS, MOVQ)
Added
* X86InstrFPStack.td
(COM_FST0, COMP_FST0, COM_FI, COM_FIP, FFREE, FNCLEX, FNOP,
FXAM, FLDL2T, FLDL2E, FLDPI, FLDLG2, FLDLN2, F2XM1, FYL2X,
FPTAN, FPATAN, FXTRACT, FPREM1, FDECSTP, FINCSTP, FPREM,
FYL2XP1, FSINCOS, FRNDINT, FSCALE, FCOMPP, FXSAVE,
FXRSTOR)
Added
(FCOM, FCOMP) Added qualifiers
(FSTENV, FSAVE, FSTSW) Fixed opcode names
(FNSTSW) Added implicit register operand
* X86InstrInfo.td
(opaque512mem) Added for FXSAVE/FXRSTOR
(offset8, offset16, offset32, offset64) Added for MOV
(NOOPW, IRET, POPCNT, IN, BTC, BTR, BTS, LSL, INVLPG, STR,
LTR, PUSHFS, PUSHGS, POPFS, POPGS, LDS, LSS, LES, LFS,
LGS, VERR, VERW, SGDT, SIDT, SLDT, LGDT, LIDT, LLDT,
LODSD, OUTSB, OUTSW, OUTSD, HLT, RSM, FNINIT, CLC, STC,
CLI, STI, CLD, STD, CMC, CLTS, XLAT, WRMSR, RDMSR, RDPMC,
SMSW, LMSW, CPUID, INVD, WBINVD, INVEPT, INVVPID, VMCALL,
VMCLEAR, VMLAUNCH, VMRESUME, VMPTRLD, VMPTRST, VMREAD,
VMWRITE, VMXOFF, VMXON) Added
(NOOPL, POPF, POPFD, PUSHF, PUSHFD) Added qualifier
(JO, JNO, JB, JAE, JE, JNE, JBE, JA, JS, JNS, JP, JNP, JL,
JGE, JLE, JG, JCXZ) Added 32-bit forms
(MOV) Changed some immediate forms to offset forms
(MOV) Added reversed reg-reg forms, which are encoded
differently
(MOV) Added debug-register and condition-register moves
(CMOV) Added qualifiers
(AND, OR, XOR, ADC, SUB, SBB) Added reverse forms, like MOV
(BT) Uncommented memory-register forms for disassembler
(MOVSX, MOVZX) Added forms
(XCHG, LXADD) Made operand order make sense for MRMSrcMem
(XCHG) Added register-register forms
(XADD, CMPXCHG) Added unlocked forms
* X86InstrMMX.td
(MMX_MOVD, MMV_MOVQ) Added forms
* X86InstrInfo.cpp: Changed PUSHFQ to PUSHFQ64 to reflect table
change
* X86RegisterInfo.td: Added debug and condition register sets
* x86-64-pic-3.ll: Fixed testcase to reflect call qualifier
* peep-test-3.ll: Fixed testcase to reflect test qualifier
* cmov.ll: Fixed testcase to reflect cmov qualifier
* loop-blocks.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-11.ll: Fixed testcase to reflect call qualifier
* 2009-11-04-SubregCoalescingBug.ll: Fixed testcase to reflect call
qualifier
* x86-64-pic-2.ll: Fixed testcase to reflect call qualifier
* live-out-reg-info.ll: Fixed testcase to reflect test qualifier
* tail-opts.ll: Fixed testcase to reflect call qualifiers
* x86-64-pic-10.ll: Fixed testcase to reflect call qualifier
* bss-pagealigned.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-1.ll: Fixed testcase to reflect call qualifier
* widen_load-1.ll: Fixed testcase to reflect call qualifier
llvm-svn: 91638
2009-12-18 08:01:26 +08:00
|
|
|
; Just like @and, but without the trunc+store. This should use a testb
|
2009-09-19 03:59:53 +08:00
|
|
|
; instead of an andl.
|
2013-07-14 04:38:47 +08:00
|
|
|
; CHECK-LABEL: test:
|
2009-09-19 03:59:53 +08:00
|
|
|
define void @test(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
|
|
|
|
entry:
|
|
|
|
store i8 0, i8* %p
|
|
|
|
%0 = ptrtoint float* %A to i32 ; <i32> [#uses=1]
|
|
|
|
%1 = and i32 %0, 3 ; <i32> [#uses=1]
|
|
|
|
%2 = xor i32 %IA, 1 ; <i32> [#uses=1]
|
|
|
|
; CHECK: testb $3, %
|
2009-09-19 05:23:12 +08:00
|
|
|
; CHECK-NEXT: je
|
2009-09-19 03:59:53 +08:00
|
|
|
%3 = and i32 %2, %1 ; <i32> [#uses=1]
|
|
|
|
%4 = icmp eq i32 %3, 0 ; <i1> [#uses=1]
|
|
|
|
br i1 %4, label %return, label %bb
|
|
|
|
|
|
|
|
bb: ; preds = %entry
|
|
|
|
store float 0.000000e+00, float* null, align 4
|
|
|
|
ret void
|
|
|
|
|
|
|
|
return: ; preds = %entry
|
|
|
|
ret void
|
|
|
|
}
|