maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/VE/LPMSPM.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

13 lines
445 B
ArmAsm
Raw Normal View History

[VE] Support control instructions in MC layer Summary: Add regression tests of asmparser, mccodeemitter, and disassembler for control instructions. Add not defined LPM/SPM/LFR/SFR/SMIR/NOP/LCR/ SCR/TSCR/FIDCR control isntructions newly. Define MISC registers which SMIR instruction reads and IC register which SIC instruction reads. Change asmparser to support Zero, UImm3, and UImm6 operands and MISC registers. Change instprinter to support MISC registers also. Change to use auto to receive dyn_cast also. Differential Revision: https://reviews.llvm.org/D81370
2020-06-08 17:41:41 +08:00
# RUN: llvm-mc -triple=ve --show-encoding < %s \
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
# RUN: llvm-mc -triple=ve -filetype=obj < %s | llvm-objdump -d - \
# RUN: | FileCheck %s --check-prefixes=CHECK-INST
# CHECK-INST: lpm %s11
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x00,0x00,0x8b,0x00,0x3a]
lpm %s11
# CHECK-INST: spm %s63
# CHECK-ENCODING: encoding: [0x00,0x00,0x00,0x00,0x00,0x00,0x3f,0x2a]
spm %s63