maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/ARM/2012-08-13-bfi.ll

18 lines
535 B
LLVM
Raw Normal View History

ARM: Do not use llc -march in tests. `llc -march` is problematic because it only switches the target architecture, but leaves the operating system unchanged. This occasionally leads to indeterministic tests because the OS from LLVM_DEFAULT_TARGET_TRIPLE is used. However we can simply always use `llc -mtriple` instead. This changes all the tests to do this to avoid people using -march when they copy and paste parts of tests. See also the discussion in https://reviews.llvm.org/D35287 llvm-svn: 309755
2017-08-02 06:20:49 +08:00
; RUN: llc -mcpu=cortex-a8 < %s | FileCheck %s
Do not optimize (or (and X,Y), Z) into BFI and other sequences if the AND ISDNode has more than one user. rdar://11876519 llvm-svn: 161775
2012-08-14 02:52:44 +08:00
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
ARM: Do not use llc -march in tests. `llc -march` is problematic because it only switches the target architecture, but leaves the operating system unchanged. This occasionally leads to indeterministic tests because the OS from LLVM_DEFAULT_TARGET_TRIPLE is used. However we can simply always use `llc -mtriple` instead. This changes all the tests to do this to avoid people using -march when they copy and paste parts of tests. See also the discussion in https://reviews.llvm.org/D35287 llvm-svn: 309755
2017-08-02 06:20:49 +08:00
target triple = "thumb-apple-macosx10.8.0"
Do not optimize (or (and X,Y), Z) into BFI and other sequences if the AND ISDNode has more than one user. rdar://11876519 llvm-svn: 161775
2012-08-14 02:52:44 +08:00
; CHECK: foo
; CHECK-NOT: bfi
; CHECK: bx
define i32 @foo(i8 zeroext %i) nounwind uwtable readnone ssp {
%1 = and i8 %i, 15
%2 = zext i8 %1 to i32
%3 = icmp ult i8 %1, 10
%4 = or i32 %2, 48
%5 = add nsw i32 %2, 55
%6 = select i1 %3, i32 %4, i32 %5
ret i32 %6
}