forked from OSchip/llvm-project
95 lines
3.0 KiB
LLVM
95 lines
3.0 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; Test strict conversion of floating-point values to unsigned i64s (z10 only).
|
||
|
|
;
|
||
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
||
|
|
|
||
|
|
; z10 doesn't have native support for unsigned fp-to-i64 conversions;
|
||
|
|
; they were added in z196 as the Convert to Logical family of instructions.
|
||
|
|
; Convert via signed i64s instead.
|
||
|
|
; Note that the strict expansion sequence must be used.
|
||
|
|
|
||
|
|
declare i64 @llvm.experimental.constrained.fptoui.i64.f32(float, metadata)
|
||
|
|
declare i64 @llvm.experimental.constrained.fptoui.i64.f64(double, metadata)
|
||
|
|
declare i64 @llvm.experimental.constrained.fptoui.i64.f128(fp128, metadata)
|
||
|
|
|
||
|
|
; Test f32->i64.
|
||
|
|
define i64 @f1(float %f) {
|
||
|
|
; CHECK-LABEL: f1:
|
||
|
|
; CHECK: # %bb.0:
|
||
|
|
; CHECK-NEXT: larl %r1, .LCPI0_0
|
||
|
|
; CHECK-NEXT: le %f2, 0(%r1)
|
||
|
|
; CHECK-NEXT: ler %f1, %f0
|
||
|
|
; CHECK-NEXT: sebr %f1, %f2
|
||
|
|
; CHECK-NEXT: cebr %f0, %f2
|
||
|
|
; CHECK-NEXT: jl .LBB0_2
|
||
|
|
; CHECK-NEXT: # %bb.1:
|
||
|
|
; CHECK-NEXT: ler %f0, %f1
|
||
|
|
; CHECK-NEXT: .LBB0_2:
|
||
|
|
; CHECK-NEXT: lghi %r0, 0
|
||
|
|
; CHECK-NEXT: jl .LBB0_4
|
||
|
|
; CHECK-NEXT: # %bb.3:
|
||
|
|
; CHECK-NEXT: llihh %r0, 32768
|
||
|
|
; CHECK-NEXT: .LBB0_4:
|
||
|
|
; CHECK-NEXT: cgebr %r2, 5, %f0
|
||
|
|
; CHECK-NEXT: xgr %r2, %r0
|
||
|
|
; CHECK-NEXT: br %r14
|
||
|
|
%conv = call i64 @llvm.experimental.constrained.fptoui.i64.f32(float %f,
|
||
|
|
metadata !"fpexcept.strict")
|
||
|
|
ret i64 %conv
|
||
|
|
}
|
||
|
|
|
||
|
|
; Test f64->i64.
|
||
|
|
define i64 @f2(double %f) {
|
||
|
|
; CHECK-LABEL: f2:
|
||
|
|
; CHECK: # %bb.0:
|
||
|
|
; CHECK-NEXT: larl %r1, .LCPI1_0
|
||
|
|
; CHECK-NEXT: ldeb %f2, 0(%r1)
|
||
|
|
; CHECK-NEXT: ldr %f1, %f0
|
||
|
|
; CHECK-NEXT: sdbr %f1, %f2
|
||
|
|
; CHECK-NEXT: cdbr %f0, %f2
|
||
|
|
; CHECK-NEXT: jl .LBB1_2
|
||
|
|
; CHECK-NEXT: # %bb.1:
|
||
|
|
; CHECK-NEXT: ldr %f0, %f1
|
||
|
|
; CHECK-NEXT: .LBB1_2:
|
||
|
|
; CHECK-NEXT: lghi %r0, 0
|
||
|
|
; CHECK-NEXT: jl .LBB1_4
|
||
|
|
; CHECK-NEXT: # %bb.3:
|
||
|
|
; CHECK-NEXT: llihh %r0, 32768
|
||
|
|
; CHECK-NEXT: .LBB1_4:
|
||
|
|
; CHECK-NEXT: cgdbr %r2, 5, %f0
|
||
|
|
; CHECK-NEXT: xgr %r2, %r0
|
||
|
|
; CHECK-NEXT: br %r14
|
||
|
|
%conv = call i64 @llvm.experimental.constrained.fptoui.i64.f64(double %f,
|
||
|
|
metadata !"fpexcept.strict")
|
||
|
|
ret i64 %conv
|
||
|
|
}
|
||
|
|
|
||
|
|
; Test f128->i64.
|
||
|
|
define i64 @f3(fp128 *%src) {
|
||
|
|
; CHECK-LABEL: f3:
|
||
|
|
; CHECK: # %bb.0:
|
||
|
|
; CHECK-NEXT: ld %f0, 0(%r2)
|
||
|
|
; CHECK-NEXT: ld %f2, 8(%r2)
|
||
|
|
; CHECK-NEXT: larl %r1, .LCPI2_0
|
||
|
|
; CHECK-NEXT: lxeb %f4, 0(%r1)
|
||
|
|
; CHECK-NEXT: lxr %f1, %f0
|
||
|
|
; CHECK-NEXT: sxbr %f1, %f4
|
||
|
|
; CHECK-NEXT: cxbr %f0, %f4
|
||
|
|
; CHECK-NEXT: jl .LBB2_2
|
||
|
|
; CHECK-NEXT: # %bb.1:
|
||
|
|
; CHECK-NEXT: lxr %f0, %f1
|
||
|
|
; CHECK-NEXT: .LBB2_2:
|
||
|
|
; CHECK-NEXT: lghi %r0, 0
|
||
|
|
; CHECK-NEXT: jl .LBB2_4
|
||
|
|
; CHECK-NEXT: # %bb.3:
|
||
|
|
; CHECK-NEXT: llihh %r0, 32768
|
||
|
|
; CHECK-NEXT: .LBB2_4:
|
||
|
|
; CHECK-NEXT: cgxbr %r2, 5, %f0
|
||
|
|
; CHECK-NEXT: xgr %r2, %r0
|
||
|
|
; CHECK-NEXT: br %r14
|
||
|
|
%f = load fp128, fp128 *%src
|
||
|
|
%conv = call i64 @llvm.experimental.constrained.fptoui.i64.f128(fp128 %f,
|
||
|
|
metadata !"fpexcept.strict")
|
||
|
|
ret i64 %conv
|
||
|
|
}
|