maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/Mips/micromips-jump-instructions.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

66 lines
3.2 KiB
ArmAsm
Raw Normal View History

Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
# RUN: llvm-mc %s -triple=mipsel -show-encoding -mattr=micromips \
# RUN: | FileCheck %s -check-prefix=CHECK-EL
# RUN: llvm-mc %s -triple=mips -show-encoding -mattr=micromips \
# RUN: | FileCheck %s -check-prefix=CHECK-EB
# Check that the assembler can handle the documented syntax
# for jump and branch instructions.
#------------------------------------------------------------------------------
# Jump instructions
#------------------------------------------------------------------------------
# Little endian
#------------------------------------------------------------------------------
# CHECK-EL: j 1328 # encoding: [0x00,0xd4,0x98,0x02]
[mips][micrompis] Emit 16bit NOPs by default Emit 16bit NOPs by default. Use 32bit NOPs in delay slots where necessary. Differential https://reviews.llvm.org/D55323 llvm-svn: 350733
2019-01-09 23:58:02 +08:00
# CHECK-EL: nop # encoding: [0x00,0x0c]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
# CHECK-EL: jal 1328 # encoding: [0x00,0xf4,0x98,0x02]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
Implementation of microMIPS 16-bit instructions MOVE and JALR. Differential Revision: http://llvm-reviews.chandlerc.com/D3112 llvm-svn: 204325
2014-03-20 18:18:24 +08:00
# CHECK-EL: jalr $ra, $6 # encoding: [0xe6,0x03,0x3c,0x0f]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EL: jr $7 # encoding: [0x07,0x00,0x3c,0x0f]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EL: jr $7 # encoding: [0x07,0x00,0x3c,0x0f]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
[mips][microMIPS] Implement JALX instruction Differential Revision: http://reviews.llvm.org/D5047 llvm-svn: 229702
2015-02-19 01:15:48 +08:00
# CHECK-EL: jalx 1328 # encoding: [0x00,0xf0,0x4c,0x01]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
[mips][microMIPS] Implement JALS and JALRS instructions. Differential Revision: http://reviews.llvm.org/D5003 llvm-svn: 217676
2014-09-12 21:43:41 +08:00
# CHECK-EL: jals 1328 # encoding: [0x00,0x74,0x98,0x02]
[mips][microMIPS] Implement NOP aliases This patch implements microMIPS 16-bit (MOVE16 $0, $0) and 32-bit (SLL $0, $0, 0) NOP aliases. http://reviews.llvm.org/D6440 llvm-svn: 222953
2014-11-29 21:29:24 +08:00
# CHECK-EL: nop # encoding: [0x00,0x0c]
[mips][microMIPS] Implement JALS and JALRS instructions. Differential Revision: http://reviews.llvm.org/D5003 llvm-svn: 217676
2014-09-12 21:43:41 +08:00
# CHECK-EL: jalrs $ra, $6 # encoding: [0xe6,0x03,0x3c,0x4f]
[mips][microMIPS] Implement NOP aliases This patch implements microMIPS 16-bit (MOVE16 $0, $0) and 32-bit (SLL $0, $0, 0) NOP aliases. http://reviews.llvm.org/D6440 llvm-svn: 222953
2014-11-29 21:29:24 +08:00
# CHECK-EL: nop # encoding: [0x00,0x0c]
[mips] Manually replace JAL pseudo-instructions with their JALR equivalent, instead of using InstAlias. Summary: This is needed by the .cprestore assembler directive. This directive needs to be able to insert an LW instruction after every JALR replacement of a JAL pseudo-instruction (and never after a JALR which has NOT been a result of a pseudo-instruction replacement). The problem with using InstAlias for these is that after it replaces the pseudo-instruction, we can't find out if the resulting JALR instruction was generated by an InstAlias or not, so we don't know whether or not to insert our LW instruction. By replacing it manually, we know when the pseudo-instruction replacement happens and we can insert the LW instruction correctly. Reviewers: dsanders Reviewed By: dsanders Subscribers: emaste, llvm-commits Differential Revision: http://reviews.llvm.org/D5601 llvm-svn: 227568
2015-01-30 19:18:50 +08:00
# CHECK-EL: jalr $25 # encoding: [0xd9,0x45]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EL: jalr $4, $25 # encoding: [0x99,0x00,0x3c,0x0f]
# CHECK-EL: nop # encoding: [0x00,0x00,0x00,0x00]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
#------------------------------------------------------------------------------
# Big endian
#------------------------------------------------------------------------------
# CHECK-EB: j 1328 # encoding: [0xd4,0x00,0x02,0x98]
[mips][micrompis] Emit 16bit NOPs by default Emit 16bit NOPs by default. Use 32bit NOPs in delay slots where necessary. Differential https://reviews.llvm.org/D55323 llvm-svn: 350733
2019-01-09 23:58:02 +08:00
# CHECK-EB: nop # encoding: [0x0c,0x00]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
# CHECK-EB: jal 1328 # encoding: [0xf4,0x00,0x02,0x98]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
Implementation of microMIPS 16-bit instructions MOVE and JALR. Differential Revision: http://llvm-reviews.chandlerc.com/D3112 llvm-svn: 204325
2014-03-20 18:18:24 +08:00
# CHECK-EB: jalr $ra, $6 # encoding: [0x03,0xe6,0x0f,0x3c]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EB: jr $7 # encoding: [0x00,0x07,0x0f,0x3c]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EB: jr $7 # encoding: [0x00,0x07,0x0f,0x3c]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
[mips][microMIPS] Implement JALX instruction Differential Revision: http://reviews.llvm.org/D5047 llvm-svn: 229702
2015-02-19 01:15:48 +08:00
# CHECK-EB: jalx 1328 # encoding: [0xf0,0x00,0x01,0x4c]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
[mips][microMIPS] Implement JALS and JALRS instructions. Differential Revision: http://reviews.llvm.org/D5003 llvm-svn: 217676
2014-09-12 21:43:41 +08:00
# CHECK-EB: jals 1328 # encoding: [0x74,0x00,0x02,0x98]
[mips][microMIPS] Implement NOP aliases This patch implements microMIPS 16-bit (MOVE16 $0, $0) and 32-bit (SLL $0, $0, 0) NOP aliases. http://reviews.llvm.org/D6440 llvm-svn: 222953
2014-11-29 21:29:24 +08:00
# CHECK-EB: nop # encoding: [0x0c,0x00]
[mips][microMIPS] Implement JALS and JALRS instructions. Differential Revision: http://reviews.llvm.org/D5003 llvm-svn: 217676
2014-09-12 21:43:41 +08:00
# CHECK-EB: jalrs $ra, $6 # encoding: [0x03,0xe6,0x4f,0x3c]
[mips][microMIPS] Implement NOP aliases This patch implements microMIPS 16-bit (MOVE16 $0, $0) and 32-bit (SLL $0, $0, 0) NOP aliases. http://reviews.llvm.org/D6440 llvm-svn: 222953
2014-11-29 21:29:24 +08:00
# CHECK-EB: nop # encoding: [0x0c,0x00]
[mips] Manually replace JAL pseudo-instructions with their JALR equivalent, instead of using InstAlias. Summary: This is needed by the .cprestore assembler directive. This directive needs to be able to insert an LW instruction after every JALR replacement of a JAL pseudo-instruction (and never after a JALR which has NOT been a result of a pseudo-instruction replacement). The problem with using InstAlias for these is that after it replaces the pseudo-instruction, we can't find out if the resulting JALR instruction was generated by an InstAlias or not, so we don't know whether or not to insert our LW instruction. By replacing it manually, we know when the pseudo-instruction replacement happens and we can insert the LW instruction correctly. Reviewers: dsanders Reviewed By: dsanders Subscribers: emaste, llvm-commits Differential Revision: http://reviews.llvm.org/D5601 llvm-svn: 227568
2015-01-30 19:18:50 +08:00
# CHECK-EB: jalr $25 # encoding: [0x45,0xd9]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
# CHECK-EB: jalr $4, $25 # encoding: [0x00,0x99,0x0f,0x3c]
# CHECK-EB: nop # encoding: [0x00,0x00,0x00,0x00]
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
j 1328
jal 1328
Implementation of microMIPS 16-bit instructions MOVE and JALR. Differential Revision: http://llvm-reviews.chandlerc.com/D3112 llvm-svn: 204325
2014-03-20 18:18:24 +08:00
jalr $ra, $6
Support for microMIPS jump instructions llvm-svn: 193623
2013-10-30 00:38:59 +08:00
jr $7
j $7
[mips][microMIPS] Implement JALX instruction Differential Revision: http://reviews.llvm.org/D5047 llvm-svn: 229702
2015-02-19 01:15:48 +08:00
jalx 1328
[mips][microMIPS] Implement JALS and JALRS instructions. Differential Revision: http://reviews.llvm.org/D5003 llvm-svn: 217676
2014-09-12 21:43:41 +08:00
jals 1328
jalrs $ra, $6
[mips] Manually replace JAL pseudo-instructions with their JALR equivalent, instead of using InstAlias. Summary: This is needed by the .cprestore assembler directive. This directive needs to be able to insert an LW instruction after every JALR replacement of a JAL pseudo-instruction (and never after a JALR which has NOT been a result of a pseudo-instruction replacement). The problem with using InstAlias for these is that after it replaces the pseudo-instruction, we can't find out if the resulting JALR instruction was generated by an InstAlias or not, so we don't know whether or not to insert our LW instruction. By replacing it manually, we know when the pseudo-instruction replacement happens and we can insert the LW instruction correctly. Reviewers: dsanders Reviewed By: dsanders Subscribers: emaste, llvm-commits Differential Revision: http://reviews.llvm.org/D5601 llvm-svn: 227568
2015-01-30 19:18:50 +08:00
jal $25
jal $4, $25