2020-06-26 05:49:00 +08:00
|
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
|
2021-04-08 00:06:22 +08:00
|
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s
|
2020-06-26 05:49:00 +08:00
|
|
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
|
2021-04-08 00:06:22 +08:00
|
|
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s
|
2020-06-26 05:49:00 +08:00
|
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -fsyntax-only -verify -verify-ignore-unexpected=error -verify-ignore-unexpected=note %s
|
[AArch64][SVE] Add bfloat16 support to store intrinsics
Summary:
Bfloat16 support added for the following intrinsics:
- ST1
- STNT1
Reviewers: sdesmalen, c-rhodes, fpetrogalli, efriedma, stuij, david-arm
Reviewed By: fpetrogalli
Subscribers: tschuett, kristof.beyls, hiraditya, rkruppe, psnobl, danielkiss, cfe-commits, llvm-commits
Tags: #clang, #llvm
Differential Revision: https://reviews.llvm.org/D82448
2020-06-26 17:47:18 +08:00
|
|
|
|
|
|
|
#include <arm_sve.h>
|
|
|
|
|
|
|
|
#ifdef SVE_OVERLOADED_FORMS
|
|
|
|
// A simple used,unused... macro, long enough to represent any SVE builtin.
|
|
|
|
#define SVE_ACLE_FUNC(A1,A2_UNUSED,A3,A4_UNUSED) A1##A3
|
|
|
|
#else
|
|
|
|
#define SVE_ACLE_FUNC(A1,A2,A3,A4) A1##A2##A3##A4
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void test_svst1_bf16(svbool_t pg, bfloat16_t *base, svbfloat16_t data)
|
|
|
|
{
|
|
|
|
// CHECK-LABEL: test_svst1_bf16
|
|
|
|
// CHECK: %[[PG:.*]] = call <vscale x 8 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv8i1(<vscale x 16 x i1> %pg)
|
|
|
|
// CHECK: call void @llvm.aarch64.sve.st1.nxv8bf16(<vscale x 8 x bfloat> %data, <vscale x 8 x i1> %[[PG]], bfloat* %base)
|
|
|
|
// CHECK: ret void
|
|
|
|
// expected-warning@+1 {{implicit declaration of function 'svst1_bf16'}}
|
|
|
|
return SVE_ACLE_FUNC(svst1,_bf16,,)(pg, base, data);
|
|
|
|
}
|
|
|
|
|
|
|
|
void test_svst1_vnum_bf16(svbool_t pg, bfloat16_t *base, int64_t vnum, svbfloat16_t data)
|
|
|
|
{
|
|
|
|
// CHECK-LABEL: test_svst1_vnum_bf16
|
|
|
|
// CHECK-DAG: %[[PG:.*]] = call <vscale x 8 x i1> @llvm.aarch64.sve.convert.from.svbool.nxv8i1(<vscale x 16 x i1> %pg)
|
|
|
|
// CHECK-DAG: %[[BASE:.*]] = bitcast bfloat* %base to <vscale x 8 x bfloat>*
|
|
|
|
// CHECK-DAG: %[[GEP:.*]] = getelementptr <vscale x 8 x bfloat>, <vscale x 8 x bfloat>* %[[BASE]], i64 %vnum, i64 0
|
|
|
|
// CHECK: call void @llvm.aarch64.sve.st1.nxv8bf16(<vscale x 8 x bfloat> %data, <vscale x 8 x i1> %[[PG]], bfloat* %[[GEP]])
|
|
|
|
// CHECK: ret void
|
|
|
|
// expected-warning@+1 {{implicit declaration of function 'svst1_vnum_bf16'}}
|
|
|
|
return SVE_ACLE_FUNC(svst1_vnum,_bf16,,)(pg, base, vnum, data);
|
|
|
|
}
|