maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/lld/test/COFF/reloc-arm.test

85 lines
3.1 KiB
Plaintext
Raw Normal View History

COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
# RUN: yaml2obj < %s > %t.obj
COFF: Make test commands shorter. NFC. llvm-svn: 244227
2015-08-07 00:47:46 +08:00
# RUN: lld-link /out:%t.exe /entry:main %t.obj
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
# RUN: llvm-objdump -s %t.exe | FileCheck %s
# CHECK: .text:
# CHECK: 402000 01104000 00000000 00000000 00000000
# CHECK: 402010 01100000 00000000 00000000 00000000
COFF ARM: Apply an existing offset in MOV32T relocations Don't blindly OR in the new value, but clear the existing one, since it can be nonzero. Read out the existing value before, and add into the desired offset. (The add is done outside of the applyMOV, to handle potential overflow between the two.) Patch by Martin Storsjö! llvm-svn: 277846
2016-08-06 02:20:31 +08:00
# CHECK: 402020 41f20009 c0f24009 00000000 00000000
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
# CHECK: 402030 fe07e62f 00000000 00000000 00000000
# CHECK: 402040 3e04de2f 00000000 00000000 00000000
# CHECK: 402050 fe07d62f 00000000 00000000 00000000
COFF ARM: Clear the J1 and J2 bits when applying relocations to 24 bit branches The opcode for the bl branches can initially be F000 F800, i.e. the J1 and J2 bits are already set. Therefore mask these bits out before or'ing in the new bits. Patch by Martin Storsjö! llvm-svn: 277836
2016-08-06 01:28:21 +08:00
# CHECK: 402060 fef0cef7 00000000 00000000 00000000
[COFF] Add support for IMAGE_REL_ARM_SECREL Handle this in the exact same way as IMAGE_REL_AMD64_SECREL and IMAGE_REL_I386_SECREL. Differential revision: https://reviews.llvm.org/D24608 llvm-svn: 282531
2016-09-28 03:27:17 +08:00
# CHECK: 402070 00005000 00000000 00000000 00000000
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
[yaml2obj] Updating LLD tests to account for LLVM r273915 This removed the -format flag from yaml2obj in favor of YAML tags. llvm-svn: 273920
2016-06-28 04:17:08 +08:00
--- !COFF
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
header:
Machine: IMAGE_FILE_MACHINE_ARMNT
Characteristics: []
sections:
- Name: .aaa
Characteristics: [ IMAGE_SCN_CNT_CODE, IMAGE_SCN_MEM_PURGEABLE, IMAGE_SCN_MEM_16BIT, IMAGE_SCN_MEM_EXECUTE, IMAGE_SCN_MEM_READ ]
Alignment: 4096
SectionData: 0000000000000000
- Name: .text
Characteristics: [ IMAGE_SCN_CNT_CODE, IMAGE_SCN_MEM_PURGEABLE, IMAGE_SCN_MEM_16BIT, IMAGE_SCN_MEM_EXECUTE, IMAGE_SCN_MEM_READ ]
Alignment: 4096
[COFF] Add support for IMAGE_REL_ARM_SECREL Handle this in the exact same way as IMAGE_REL_AMD64_SECREL and IMAGE_REL_I386_SECREL. Differential revision: https://reviews.llvm.org/D24608 llvm-svn: 282531
2016-09-28 03:27:17 +08:00
SectionData: 00000000000000000000000000000000000000000000000000000000000000004ff6ff79cff6ff79000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000f000f800000000000000000000000000000000000000000000000000000000
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
Relocations:
- VirtualAddress: 0
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_ADDR32
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
- VirtualAddress: 16
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_ADDR32NB
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
- VirtualAddress: 32
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_MOV32T
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
- VirtualAddress: 48
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_BRANCH24T
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
- VirtualAddress: 64
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_BRANCH20T
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
- VirtualAddress: 80
SymbolName: foo
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_BLX23T
COFF ARM: Clear the J1 and J2 bits when applying relocations to 24 bit branches The opcode for the bl branches can initially be F000 F800, i.e. the J1 and J2 bits are already set. Therefore mask these bits out before or'ing in the new bits. Patch by Martin Storsjö! llvm-svn: 277836
2016-08-06 01:28:21 +08:00
- VirtualAddress: 96
SymbolName: bar
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_BRANCH24T
[COFF] Add support for IMAGE_REL_ARM_SECREL Handle this in the exact same way as IMAGE_REL_AMD64_SECREL and IMAGE_REL_I386_SECREL. Differential revision: https://reviews.llvm.org/D24608 llvm-svn: 282531
2016-09-28 03:27:17 +08:00
- VirtualAddress: 112
SymbolName: bar
Update tests for ARMNT/ARM64 reloc names After ObjectYAML learnt the proper enum names for ARMNT/ARM64 relocations, it no longer accepts the numerical values. This fixes LLD tests after SVN r317459 in LLVM. llvm-svn: 317460
2017-11-06 15:22:17 +08:00
Type: IMAGE_REL_ARM_SECREL
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
symbols:
- Name: .aaa
Value: 0
SectionNumber: 1
SimpleType: IMAGE_SYM_TYPE_NULL
ComplexType: IMAGE_SYM_DTYPE_NULL
StorageClass: IMAGE_SYM_CLASS_STATIC
- Name: .text
Value: 0
SectionNumber: 2
SimpleType: IMAGE_SYM_TYPE_NULL
ComplexType: IMAGE_SYM_DTYPE_NULL
StorageClass: IMAGE_SYM_CLASS_STATIC
- Name: main
Value: 0
SectionNumber: 1
SimpleType: IMAGE_SYM_TYPE_NULL
ComplexType: IMAGE_SYM_DTYPE_NULL
StorageClass: IMAGE_SYM_CLASS_EXTERNAL
- Name: foo
Value: 0
SectionNumber: 1
SimpleType: IMAGE_SYM_TYPE_NULL
ComplexType: IMAGE_SYM_DTYPE_NULL
StorageClass: IMAGE_SYM_CLASS_EXTERNAL
COFF ARM: Clear the J1 and J2 bits when applying relocations to 24 bit branches The opcode for the bl branches can initially be F000 F800, i.e. the J1 and J2 bits are already set. Therefore mask these bits out before or'ing in the new bits. Patch by Martin Storsjö! llvm-svn: 277836
2016-08-06 01:28:21 +08:00
- Name: bar
Value: 0x500000
SectionNumber: 1
SimpleType: IMAGE_SYM_TYPE_NULL
ComplexType: IMAGE_SYM_DTYPE_NULL
StorageClass: IMAGE_SYM_CLASS_EXTERNAL
COFF: ARM: Implepment BLX23T relocation and fix Branch20T. I fed the same test to MSVC linker and got the same output, so I believe this implementation is correct. llvm-svn: 244102
2015-08-06 03:40:07 +08:00
...