llvm-project/llvm/test/CodeGen/Hexagon/vect/vect-vaddh-1.ll

9 lines
181 B
LLVM
Raw Normal View History

; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK: vaddh
define <4 x i16> @t_i4x16(<4 x i16> %a, <4 x i16> %b) nounwind {
entry:
%0 = add <4 x i16> %a, %b
ret <4 x i16> %0
}