2011-07-07 06:02:34 +08:00
|
|
|
//===-- ARMMCTargetDesc.h - ARM Target Descriptions -------------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file provides ARM specific target descriptions.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef ARMMCTARGETDESC_H
|
|
|
|
#define ARMMCTARGETDESC_H
|
|
|
|
|
2011-07-23 09:16:22 +08:00
|
|
|
#include "llvm/Support/DataTypes.h"
|
2011-07-07 08:08:19 +08:00
|
|
|
#include <string>
|
|
|
|
|
2011-07-07 06:02:34 +08:00
|
|
|
namespace llvm {
|
2011-07-26 07:24:55 +08:00
|
|
|
class MCAsmBackend;
|
2011-07-23 08:00:19 +08:00
|
|
|
class MCCodeEmitter;
|
|
|
|
class MCContext;
|
|
|
|
class MCInstrInfo;
|
|
|
|
class MCObjectWriter;
|
2011-07-08 09:53:10 +08:00
|
|
|
class MCSubtargetInfo;
|
2011-07-07 08:08:19 +08:00
|
|
|
class StringRef;
|
2011-07-23 08:00:19 +08:00
|
|
|
class Target;
|
|
|
|
class raw_ostream;
|
2011-07-07 06:02:34 +08:00
|
|
|
|
|
|
|
extern Target TheARMTarget, TheThumbTarget;
|
2011-07-07 08:08:19 +08:00
|
|
|
|
|
|
|
namespace ARM_MC {
|
2011-07-07 16:26:46 +08:00
|
|
|
std::string ParseARMTriple(StringRef TT);
|
2011-07-08 09:53:10 +08:00
|
|
|
|
|
|
|
/// createARMMCSubtargetInfo - Create a ARM MCSubtargetInfo instance.
|
|
|
|
/// This is exposed so Asm parser, etc. do not need to go through
|
|
|
|
/// TargetRegistry.
|
|
|
|
MCSubtargetInfo *createARMMCSubtargetInfo(StringRef TT, StringRef CPU,
|
|
|
|
StringRef FS);
|
2011-07-07 08:08:19 +08:00
|
|
|
}
|
|
|
|
|
2011-07-23 08:00:19 +08:00
|
|
|
MCCodeEmitter *createARMMCCodeEmitter(const MCInstrInfo &MCII,
|
|
|
|
const MCSubtargetInfo &STI,
|
|
|
|
MCContext &Ctx);
|
|
|
|
|
2011-07-26 07:24:55 +08:00
|
|
|
MCAsmBackend *createARMAsmBackend(const Target &T, StringRef TT);
|
2011-07-23 08:00:19 +08:00
|
|
|
|
|
|
|
/// createARMMachObjectWriter - Construct an ARM Mach-O object writer.
|
|
|
|
MCObjectWriter *createARMMachObjectWriter(raw_ostream &OS,
|
|
|
|
bool Is64Bit,
|
|
|
|
uint32_t CPUType,
|
|
|
|
uint32_t CPUSubtype);
|
|
|
|
|
2011-07-07 06:02:34 +08:00
|
|
|
} // End llvm namespace
|
|
|
|
|
|
|
|
// Defines symbolic names for ARM registers. This defines a mapping from
|
|
|
|
// register name to register number.
|
|
|
|
//
|
|
|
|
#define GET_REGINFO_ENUM
|
|
|
|
#include "ARMGenRegisterInfo.inc"
|
|
|
|
|
|
|
|
// Defines symbolic names for the ARM instructions.
|
|
|
|
//
|
|
|
|
#define GET_INSTRINFO_ENUM
|
|
|
|
#include "ARMGenInstrInfo.inc"
|
|
|
|
|
2011-07-15 04:59:42 +08:00
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
|
|
#include "ARMGenSubtargetInfo.inc"
|
|
|
|
|
2011-07-07 06:02:34 +08:00
|
|
|
#endif
|