2020-12-02 05:23:30 +08:00
|
|
|
; RUN: llc -fast-isel-sink-local-values -O0 -fast-isel -fast-isel-abort=2 -code-model=small -verify-machineinstrs -frame-pointer=all -mtriple=arm64-apple-darwin < %s | FileCheck %s
|
|
|
|
|
; RUN: llc -fast-isel-sink-local-values -O0 -fast-isel -fast-isel-abort=2 -code-model=large -verify-machineinstrs -frame-pointer=all -mtriple=arm64-apple-darwin < %s | FileCheck %s --check-prefix=LARGE
|
|
|
|
|
; RUN: llc -fast-isel-sink-local-values -O0 -fast-isel -fast-isel-abort=2 -code-model=small -verify-machineinstrs -frame-pointer=all -mtriple=aarch64_be-linux-gnu < %s | FileCheck %s --check-prefix=CHECK-BE
|
2014-03-29 18:18:08 +08:00
|
|
|
|
|
|
|
|
define void @call0() nounwind {
|
|
|
|
|
entry:
|
|
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define void @foo0() nounwind {
|
|
|
|
|
entry:
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK-LABEL: foo0
|
|
|
|
|
; CHECK: bl _call0
|
|
|
|
|
; LARGE-LABEL: foo0
|
|
|
|
|
; LARGE: adrp [[REG0:x[0-9]+]], _call0@GOTPAGE
|
|
|
|
|
; LARGE: ldr [[REG1:x[0-9]+]], {{\[}}[[REG0]], _call0@GOTPAGEOFF{{\]}}
|
|
|
|
|
; LARGE-NEXT: blr [[REG1]]
|
2014-03-29 18:18:08 +08:00
|
|
|
call void @call0()
|
|
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @call1(i32 %a) nounwind {
|
|
|
|
|
entry:
|
|
|
|
|
%a.addr = alloca i32, align 4
|
|
|
|
|
store i32 %a, i32* %a.addr, align 4
|
2015-02-28 05:17:42 +08:00
|
|
|
%tmp = load i32, i32* %a.addr, align 4
|
2014-03-29 18:18:08 +08:00
|
|
|
ret i32 %tmp
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @foo1(i32 %a) nounwind {
|
|
|
|
|
entry:
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK-LABEL: foo1
|
|
|
|
|
; CHECK: stur w0, [x29, #-4]
|
|
|
|
|
; CHECK-NEXT: ldur w0, [x29, #-4]
|
|
|
|
|
; CHECK-NEXT: bl _call1
|
2014-03-29 18:18:08 +08:00
|
|
|
%a.addr = alloca i32, align 4
|
|
|
|
|
store i32 %a, i32* %a.addr, align 4
|
2015-02-28 05:17:42 +08:00
|
|
|
%tmp = load i32, i32* %a.addr, align 4
|
2014-03-29 18:18:08 +08:00
|
|
|
%call = call i32 @call1(i32 %tmp)
|
|
|
|
|
ret i32 %call
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @sext_(i8 %a, i16 %b) nounwind {
|
|
|
|
|
entry:
|
2014-08-20 03:44:02 +08:00
|
|
|
; CHECK-LABEL: sext_
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK: sxtb w0, w0
|
|
|
|
|
; CHECK: sxth w1, w1
|
|
|
|
|
; CHECK: bl _foo_sext_
|
2014-03-29 18:18:08 +08:00
|
|
|
call void @foo_sext_(i8 signext %a, i16 signext %b)
|
|
|
|
|
ret i32 0
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare void @foo_sext_(i8 %a, i16 %b)
|
|
|
|
|
|
|
|
|
|
define i32 @zext_(i8 %a, i16 %b) nounwind {
|
|
|
|
|
entry:
|
2014-08-20 03:44:02 +08:00
|
|
|
; CHECK-LABEL: zext_
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK: uxtb w0, w0
|
|
|
|
|
; CHECK: uxth w1, w1
|
2014-03-29 18:18:08 +08:00
|
|
|
call void @foo_zext_(i8 zeroext %a, i16 zeroext %b)
|
|
|
|
|
ret i32 0
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare void @foo_zext_(i8 %a, i16 %b)
|
|
|
|
|
|
|
|
|
|
define i32 @t1(i32 %argc, i8** nocapture %argv) {
|
|
|
|
|
entry:
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK-LABEL: @t1
|
2014-03-29 18:18:08 +08:00
|
|
|
; The last parameter will be passed on stack via i8.
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK: strb w{{[0-9]+}}, [sp]
|
|
|
|
|
; CHECK: bl _bar
|
2014-03-29 18:18:08 +08:00
|
|
|
%call = call i32 @bar(i8 zeroext 0, i8 zeroext -8, i8 zeroext -69, i8 zeroext 28, i8 zeroext 40, i8 zeroext -70, i8 zeroext 28, i8 zeroext 39, i8 zeroext -41)
|
|
|
|
|
ret i32 0
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare i32 @bar(i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext, i8 zeroext)
|
|
|
|
|
|
|
|
|
|
; Test materialization of integers. Target-independent selector handles this.
|
|
|
|
|
define i32 @t2() {
|
|
|
|
|
entry:
|
2020-12-02 05:23:30 +08:00
|
|
|
; CHECK-LABEL: t2
|
2020-09-22 20:55:54 +08:00
|
|
|
; CHECK: mov x0, xzr
|
2019-03-26 05:25:28 +08:00
|
|
|
; CHECK: mov w1, #-8
|
|
|
|
|
; CHECK: mov [[REG2:w[0-9]+]], #1023
|
[FastISel] Flush local value map on ever instruction
Local values are constants or addresses that can't be folded into
the instruction that uses them. FastISel materializes these in a
"local value" area that always dominates the current insertion
point, to try to avoid materializing these values more than once
(per block).
https://reviews.llvm.org/D43093 added code to sink these local
value instructions to their first use, which has two beneficial
effects. One, it is likely to avoid some unnecessary spills and
reloads; two, it allows us to attach the debug location of the
user to the local value instruction. The latter effect can
improve the debugging experience for debuggers with a "set next
statement" feature, such as the Visual Studio debugger and PS4
debugger, because instructions to set up constants for a given
statement will be associated with the appropriate source line.
There are also some constants (primarily addresses) that could be
produced by no-op casts or GEP instructions; the main difference
from "local value" instructions is that these are values from
separate IR instructions, and therefore could have multiple users
across multiple basic blocks. D43093 avoided sinking these, even
though they were emitted to the same "local value" area as the
other instructions. The patch comment for D43093 states:
Local values may also be used by no-op casts, which adds the
register to the RegFixups table. Without reversing the RegFixups
map direction, we don't have enough information to sink these
instructions.
This patch undoes most of D43093, and instead flushes the local
value map after(*) every IR instruction, using that instruction's
debug location. This avoids sometimes incorrect locations used
previously, and emits instructions in a more natural order.
This does mean materialized values are not re-used across IR
instruction boundaries; however, only about 5% of those values
were reused in an experimental self-build of clang.
(*) Actually, just prior to the next instruction. It seems like
it would be cleaner the other way, but I was having trouble
getting that to work.
Differential Revision: https://reviews.llvm.org/D91734
2020-11-19 05:27:14 +08:00
|
|
|
; CHECK: uxth w2, [[REG2]]
|
2020-12-02 05:23:30 +08:00
|
|
|
; CHECK: mov [[REG3:w[0-9]+]], #2
|
[FastISel] Flush local value map on ever instruction
Local values are constants or addresses that can't be folded into
the instruction that uses them. FastISel materializes these in a
"local value" area that always dominates the current insertion
point, to try to avoid materializing these values more than once
(per block).
https://reviews.llvm.org/D43093 added code to sink these local
value instructions to their first use, which has two beneficial
effects. One, it is likely to avoid some unnecessary spills and
reloads; two, it allows us to attach the debug location of the
user to the local value instruction. The latter effect can
improve the debugging experience for debuggers with a "set next
statement" feature, such as the Visual Studio debugger and PS4
debugger, because instructions to set up constants for a given
statement will be associated with the appropriate source line.
There are also some constants (primarily addresses) that could be
produced by no-op casts or GEP instructions; the main difference
from "local value" instructions is that these are values from
separate IR instructions, and therefore could have multiple users
across multiple basic blocks. D43093 avoided sinking these, even
though they were emitted to the same "local value" area as the
other instructions. The patch comment for D43093 states:
Local values may also be used by no-op casts, which adds the
register to the RegFixups table. Without reversing the RegFixups
map direction, we don't have enough information to sink these
instructions.
This patch undoes most of D43093, and instead flushes the local
value map after(*) every IR instruction, using that instruction's
debug location. This avoids sometimes incorrect locations used
previously, and emits instructions in a more natural order.
This does mean materialized values are not re-used across IR
instruction boundaries; however, only about 5% of those values
were reused in an experimental self-build of clang.
(*) Actually, just prior to the next instruction. It seems like
it would be cleaner the other way, but I was having trouble
getting that to work.
Differential Revision: https://reviews.llvm.org/D91734
2020-11-19 05:27:14 +08:00
|
|
|
; CHECK: sxtb w3, [[REG3]]
|
2020-12-02 05:23:30 +08:00
|
|
|
; CHECK: mov [[REG4:w[0-9]+]], wzr
|
[FastISel] Flush local value map on ever instruction
Local values are constants or addresses that can't be folded into
the instruction that uses them. FastISel materializes these in a
"local value" area that always dominates the current insertion
point, to try to avoid materializing these values more than once
(per block).
https://reviews.llvm.org/D43093 added code to sink these local
value instructions to their first use, which has two beneficial
effects. One, it is likely to avoid some unnecessary spills and
reloads; two, it allows us to attach the debug location of the
user to the local value instruction. The latter effect can
improve the debugging experience for debuggers with a "set next
statement" feature, such as the Visual Studio debugger and PS4
debugger, because instructions to set up constants for a given
statement will be associated with the appropriate source line.
There are also some constants (primarily addresses) that could be
produced by no-op casts or GEP instructions; the main difference
from "local value" instructions is that these are values from
separate IR instructions, and therefore could have multiple users
across multiple basic blocks. D43093 avoided sinking these, even
though they were emitted to the same "local value" area as the
other instructions. The patch comment for D43093 states:
Local values may also be used by no-op casts, which adds the
register to the RegFixups table. Without reversing the RegFixups
map direction, we don't have enough information to sink these
instructions.
This patch undoes most of D43093, and instead flushes the local
value map after(*) every IR instruction, using that instruction's
debug location. This avoids sometimes incorrect locations used
previously, and emits instructions in a more natural order.
This does mean materialized values are not re-used across IR
instruction boundaries; however, only about 5% of those values
were reused in an experimental self-build of clang.
(*) Actually, just prior to the next instruction. It seems like
it would be cleaner the other way, but I was having trouble
getting that to work.
Differential Revision: https://reviews.llvm.org/D91734
2020-11-19 05:27:14 +08:00
|
|
|
; CHECK: and w4, [[REG4]], #0x1
|
2020-12-02 05:23:30 +08:00
|
|
|
; CHECK: mov [[REG5:w[0-9]+]], #1
|
2014-08-20 03:44:02 +08:00
|
|
|
; CHECK: and w5, [[REG5]], #0x1
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK: bl _func2
|
2014-03-29 18:18:08 +08:00
|
|
|
%call = call i32 @func2(i64 zeroext 0, i32 signext -8, i16 zeroext 1023, i8 signext -254, i1 zeroext 0, i1 zeroext 1)
|
|
|
|
|
ret i32 0
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare i32 @func2(i64 zeroext, i32 signext, i16 zeroext, i8 signext, i1 zeroext, i1 zeroext)
|
2014-05-08 20:53:50 +08:00
|
|
|
|
|
|
|
|
declare void @callee_b0f(i8 %bp10, i8 %bp11, i8 %bp12, i8 %bp13, i8 %bp14, i8 %bp15, i8 %bp17, i8 %bp18, i8 %bp19)
|
|
|
|
|
define void @caller_b1f() {
|
|
|
|
|
entry:
|
2014-07-31 12:10:40 +08:00
|
|
|
; CHECK-BE-LABEL: caller_b1f
|
|
|
|
|
; CHECK-BE: strb w{{.*}}, [sp, #7]
|
2014-05-08 20:53:50 +08:00
|
|
|
call void @callee_b0f(i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 42)
|
|
|
|
|
ret void
|
|
|
|
|
}
|
2014-07-31 12:10:40 +08:00
|
|
|
|
2014-08-05 13:43:48 +08:00
|
|
|
define zeroext i1 @call_arguments1(i1 %a1, i1 %a2, i1 %a3, i1 %a4, i1 %a5, i1 %a6, i1 %a7, i1 %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments1
|
|
|
|
|
; CHECK: and {{w[0-9]+}}, w0, w1
|
|
|
|
|
; CHECK-NEXT: and {{w[0-9]+}}, w2, w3
|
|
|
|
|
; CHECK-NEXT: and {{w[0-9]+}}, w4, w5
|
|
|
|
|
; CHECK-NEXT: and {{w[0-9]+}}, w6, w7
|
|
|
|
|
%1 = and i1 %a1, %a2
|
|
|
|
|
%2 = and i1 %a3, %a4
|
|
|
|
|
%3 = and i1 %a5, %a6
|
|
|
|
|
%4 = and i1 %a7, %a8
|
|
|
|
|
%5 = and i1 %1, %2
|
|
|
|
|
%6 = and i1 %3, %4
|
|
|
|
|
%7 = and i1 %5, %6
|
|
|
|
|
ret i1 %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @call_arguments2(i8 zeroext %a1, i8 zeroext %a2, i8 zeroext %a3, i8 zeroext %a4, i8 signext %a5, i8 signext %a6, i8 signext %a7, i8 signext %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments2
|
|
|
|
|
; CHECK: add {{w[0-9]+}}, w0, w1
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w2, w3
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w4, w5
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w6, w7
|
|
|
|
|
%a1z = zext i8 %a1 to i32
|
|
|
|
|
%a2z = zext i8 %a2 to i32
|
|
|
|
|
%a3z = zext i8 %a3 to i32
|
|
|
|
|
%a4z = zext i8 %a4 to i32
|
|
|
|
|
%a5s = sext i8 %a5 to i32
|
|
|
|
|
%a6s = sext i8 %a6 to i32
|
|
|
|
|
%a7s = sext i8 %a7 to i32
|
|
|
|
|
%a8s = sext i8 %a8 to i32
|
|
|
|
|
%1 = add i32 %a1z, %a2z
|
|
|
|
|
%2 = add i32 %a3z, %a4z
|
|
|
|
|
%3 = add i32 %a5s, %a6s
|
|
|
|
|
%4 = add i32 %a7s, %a8s
|
|
|
|
|
%5 = add i32 %1, %2
|
|
|
|
|
%6 = add i32 %3, %4
|
|
|
|
|
%7 = add i32 %5, %6
|
|
|
|
|
ret i32 %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @call_arguments3(i16 zeroext %a1, i16 zeroext %a2, i16 zeroext %a3, i16 zeroext %a4, i16 signext %a5, i16 signext %a6, i16 signext %a7, i16 signext %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments3
|
|
|
|
|
; CHECK: add {{w[0-9]+}}, w0, w1
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w2, w3
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w4, w5
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w6, w7
|
|
|
|
|
%a1z = zext i16 %a1 to i32
|
|
|
|
|
%a2z = zext i16 %a2 to i32
|
|
|
|
|
%a3z = zext i16 %a3 to i32
|
|
|
|
|
%a4z = zext i16 %a4 to i32
|
|
|
|
|
%a5s = sext i16 %a5 to i32
|
|
|
|
|
%a6s = sext i16 %a6 to i32
|
|
|
|
|
%a7s = sext i16 %a7 to i32
|
|
|
|
|
%a8s = sext i16 %a8 to i32
|
|
|
|
|
%1 = add i32 %a1z, %a2z
|
|
|
|
|
%2 = add i32 %a3z, %a4z
|
|
|
|
|
%3 = add i32 %a5s, %a6s
|
|
|
|
|
%4 = add i32 %a7s, %a8s
|
|
|
|
|
%5 = add i32 %1, %2
|
|
|
|
|
%6 = add i32 %3, %4
|
|
|
|
|
%7 = add i32 %5, %6
|
|
|
|
|
ret i32 %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i32 @call_arguments4(i32 %a1, i32 %a2, i32 %a3, i32 %a4, i32 %a5, i32 %a6, i32 %a7, i32 %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments4
|
|
|
|
|
; CHECK: add {{w[0-9]+}}, w0, w1
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w2, w3
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w4, w5
|
|
|
|
|
; CHECK-NEXT: add {{w[0-9]+}}, w6, w7
|
|
|
|
|
%1 = add i32 %a1, %a2
|
|
|
|
|
%2 = add i32 %a3, %a4
|
|
|
|
|
%3 = add i32 %a5, %a6
|
|
|
|
|
%4 = add i32 %a7, %a8
|
|
|
|
|
%5 = add i32 %1, %2
|
|
|
|
|
%6 = add i32 %3, %4
|
|
|
|
|
%7 = add i32 %5, %6
|
|
|
|
|
ret i32 %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i64 @call_arguments5(i64 %a1, i64 %a2, i64 %a3, i64 %a4, i64 %a5, i64 %a6, i64 %a7, i64 %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments5
|
|
|
|
|
; CHECK: add {{x[0-9]+}}, x0, x1
|
|
|
|
|
; CHECK-NEXT: add {{x[0-9]+}}, x2, x3
|
|
|
|
|
; CHECK-NEXT: add {{x[0-9]+}}, x4, x5
|
|
|
|
|
; CHECK-NEXT: add {{x[0-9]+}}, x6, x7
|
|
|
|
|
%1 = add i64 %a1, %a2
|
|
|
|
|
%2 = add i64 %a3, %a4
|
|
|
|
|
%3 = add i64 %a5, %a6
|
|
|
|
|
%4 = add i64 %a7, %a8
|
|
|
|
|
%5 = add i64 %1, %2
|
|
|
|
|
%6 = add i64 %3, %4
|
|
|
|
|
%7 = add i64 %5, %6
|
|
|
|
|
ret i64 %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define float @call_arguments6(float %a1, float %a2, float %a3, float %a4, float %a5, float %a6, float %a7, float %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments6
|
|
|
|
|
; CHECK: fadd {{s[0-9]+}}, s0, s1
|
|
|
|
|
; CHECK-NEXT: fadd {{s[0-9]+}}, s2, s3
|
|
|
|
|
; CHECK-NEXT: fadd {{s[0-9]+}}, s4, s5
|
|
|
|
|
; CHECK-NEXT: fadd {{s[0-9]+}}, s6, s7
|
|
|
|
|
%1 = fadd float %a1, %a2
|
|
|
|
|
%2 = fadd float %a3, %a4
|
|
|
|
|
%3 = fadd float %a5, %a6
|
|
|
|
|
%4 = fadd float %a7, %a8
|
|
|
|
|
%5 = fadd float %1, %2
|
|
|
|
|
%6 = fadd float %3, %4
|
|
|
|
|
%7 = fadd float %5, %6
|
|
|
|
|
ret float %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define double @call_arguments7(double %a1, double %a2, double %a3, double %a4, double %a5, double %a6, double %a7, double %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments7
|
|
|
|
|
; CHECK: fadd {{d[0-9]+}}, d0, d1
|
|
|
|
|
; CHECK-NEXT: fadd {{d[0-9]+}}, d2, d3
|
|
|
|
|
; CHECK-NEXT: fadd {{d[0-9]+}}, d4, d5
|
|
|
|
|
; CHECK-NEXT: fadd {{d[0-9]+}}, d6, d7
|
|
|
|
|
%1 = fadd double %a1, %a2
|
|
|
|
|
%2 = fadd double %a3, %a4
|
|
|
|
|
%3 = fadd double %a5, %a6
|
|
|
|
|
%4 = fadd double %a7, %a8
|
|
|
|
|
%5 = fadd double %1, %2
|
|
|
|
|
%6 = fadd double %3, %4
|
|
|
|
|
%7 = fadd double %5, %6
|
|
|
|
|
ret double %7
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i64 @call_arguments8(i32 %a1, i64 %a2, i32 %a3, i64 %a4) {
|
|
|
|
|
; CHECK-LABEL: call_arguments8
|
|
|
|
|
; CHECK: ubfx [[REG1:x[0-9]+]], {{x[0-9]+}}, #0, #32
|
|
|
|
|
; CHECK: ubfx [[REG2:x[0-9]+]], {{x[0-9]+}}, #0, #32
|
|
|
|
|
; CHECK: add {{x[0-9]+}}, [[REG1]], x1
|
|
|
|
|
; CHECK-NEXT: add {{x[0-9]+}}, [[REG2]], x3
|
|
|
|
|
%aa1 = zext i32 %a1 to i64
|
|
|
|
|
%aa3 = zext i32 %a3 to i64
|
|
|
|
|
%1 = add i64 %aa1, %a2
|
|
|
|
|
%2 = add i64 %aa3, %a4
|
|
|
|
|
%3 = add i64 %1, %2
|
|
|
|
|
ret i64 %3
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define void @call_arguments9(i8 %a1, i16 %a2, i32 %a3, i64 %a4, float %a5, double %a6, i64 %a7, double %a8) {
|
|
|
|
|
; CHECK-LABEL: call_arguments9
|
|
|
|
|
ret void
|
|
|
|
|
}
|
2014-08-30 07:48:06 +08:00
|
|
|
|
|
|
|
|
; Test that we use the correct register class for the branch.
|
|
|
|
|
define void @call_blr(i64 %Fn, i1 %c) {
|
|
|
|
|
; CHECK-LABEL: call_blr
|
|
|
|
|
; CHECK: blr
|
|
|
|
|
br i1 %c, label %bb1, label %bb2
|
|
|
|
|
bb1:
|
|
|
|
|
%1 = inttoptr i64 %Fn to void (i64)*
|
|
|
|
|
br label %bb2
|
|
|
|
|
bb2:
|
|
|
|
|
%2 = phi void (i64)* [ %1, %bb1 ], [ undef, %0 ]
|
|
|
|
|
call void %2(i64 1)
|
|
|
|
|
ret void
|
|
|
|
|
}
|
|
|
|
|
|