2012-04-27 09:27:19 +08:00
|
|
|
; RUN: llc -mtriple=thumbv6-apple-ios -mcpu=cortex-m0 < %s | FileCheck %s
|
|
|
|
; Cortex-M0 doesn't have 32-bit Thumb2 instructions (except for dmb, mrs, etc.)
|
|
|
|
; rdar://11331541
|
|
|
|
|
|
|
|
define i32 @t(i32 %a) nounwind {
|
2013-07-14 14:24:09 +08:00
|
|
|
; CHECK-LABEL: t:
|
2012-04-28 04:48:18 +08:00
|
|
|
; CHECK: asrs [[REG1:(r[0-9]+)]], [[REG2:(r[0-9]+)]], #31
|
2014-11-05 14:43:02 +08:00
|
|
|
; CHECK: eors [[REG2]], [[REG1]]
|
2012-04-27 09:27:19 +08:00
|
|
|
%tmp0 = ashr i32 %a, 31
|
|
|
|
%tmp1 = xor i32 %tmp0, %a
|
|
|
|
ret i32 %tmp1
|
|
|
|
}
|