[RISCV] Tablegen-driven Instruction Compression.
Summary:
This patch implements a tablegen-driven Instruction Compression
mechanism for generating RISCV compressed instructions
(C Extension) from the expanded instruction form.
This tablegen backend processes CompressPat declarations in a
td file and generates all the compile-time and runtime checks
required to validate the declarations, validate the input
operands and generate correct instructions.
The checks include validating register operands, immediate
operands, fixed register operands and fixed immediate operands.
Example:
class CompressPat<dag input, dag output> {
dag Input = input;
dag Output = output;
list<Predicate> Predicates = [];
}
let Predicates = [HasStdExtC] in {
def : CompressPat<(ADD GPRNoX0:$rs1, GPRNoX0:$rs1, GPRNoX0:$rs2),
(C_ADD GPRNoX0:$rs1, GPRNoX0:$rs2)>;
}
The result is an auto-generated header file
'RISCVGenCompressEmitter.inc' which exports two functions for
compressing/uncompressing MCInst instructions, plus
some helper functions:
bool compressInst(MCInst& OutInst, const MCInst &MI,
const MCSubtargetInfo &STI,
MCContext &Context);
bool uncompressInst(MCInst& OutInst, const MCInst &MI,
const MCRegisterInfo &MRI,
const MCSubtargetInfo &STI);
The clients that include this auto-generated header file and
invoke these functions can compress an instruction before emitting
it, in the target-specific ASM or ELF streamer, or can uncompress
an instruction before printing it, when the expanded instruction
format aliases is favored.
The following clients were added to implement compression\uncompression
for RISCV:
1) RISCVAsmParser::MatchAndEmitInstruction:
Inserted a call to compressInst() to compresses instructions
parsed by llvm-mc coming from an ASM input.
2) RISCVAsmPrinter::EmitInstruction:
Inserted a call to compressInst() to compress instructions that
were lowered from Machine Instructions (MachineInstr).
3) RVInstPrinter::printInst:
Inserted a call to uncompressInst() to print the expanded
version of the instruction instead of the compressed one (e.g,
add s0, s0, a5 instead of c.add s0, a5) when -riscv-no-aliases
is not passed.
This patch squashes D45119, D42780 and D41932. It was reviewed in smaller patches by
asb, efriedma, apazos and mgrang.
Reviewers: asb, efriedma, apazos, llvm-commits, sabuasal
Reviewed By: sabuasal
Subscribers: mgorny, eraman, asb, rbar, johnrusso, simoncook, jordy.potman.lists, apazos, niosHD, kito-cheng, shiva0217, zzheng
Differential Revision: https://reviews.llvm.org/D45385
llvm-svn: 329455
2018-04-07 05:07:05 +08:00
|
|
|
# RUN: llvm-mc -triple riscv32 -riscv-no-aliases < %s -show-encoding \
|
2017-09-28 16:26:24 +08:00
|
|
|
# RUN: | FileCheck -check-prefix=INSTR -check-prefix=FIXUP %s
|
2017-12-07 21:19:57 +08:00
|
|
|
# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+c < %s \
|
2017-09-28 16:26:24 +08:00
|
|
|
# RUN: | llvm-readobj -r | FileCheck -check-prefix=RELOC %s
|
|
|
|
|
|
|
|
|
|
# Check prefixes:
|
|
|
|
|
# RELOC - Check the relocation in the object.
|
|
|
|
|
# FIXUP - Check the fixup on the instruction.
|
|
|
|
|
# INSTR - Check the instruction is handled properly by the ASMPrinter
|
|
|
|
|
|
|
|
|
|
.long foo
|
|
|
|
|
# RELOC: R_RISCV_32 foo
|
|
|
|
|
|
|
|
|
|
.quad foo
|
|
|
|
|
# RELOC: R_RISCV_64 foo
|
|
|
|
|
|
|
|
|
|
lui t1, %hi(foo)
|
|
|
|
|
# RELOC: R_RISCV_HI20 foo 0x0
|
|
|
|
|
# INSTR: lui t1, %hi(foo)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %hi(foo), kind: fixup_riscv_hi20
|
|
|
|
|
|
|
|
|
|
lui t1, %hi(foo+4)
|
|
|
|
|
# RELOC: R_RISCV_HI20 foo 0x4
|
|
|
|
|
# INSTR: lui t1, %hi(foo+4)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %hi(foo+4), kind: fixup_riscv_hi20
|
|
|
|
|
|
|
|
|
|
addi t1, t1, %lo(foo)
|
|
|
|
|
# RELOC: R_RISCV_LO12_I foo 0x0
|
|
|
|
|
# INSTR: addi t1, t1, %lo(foo)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %lo(foo), kind: fixup_riscv_lo12_i
|
|
|
|
|
|
|
|
|
|
addi t1, t1, %lo(foo+4)
|
|
|
|
|
# RELOC: R_RISCV_LO12_I foo 0x4
|
|
|
|
|
# INSTR: addi t1, t1, %lo(foo+4)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %lo(foo+4), kind: fixup_riscv_lo12_i
|
|
|
|
|
|
|
|
|
|
sb t1, %lo(foo)(a2)
|
|
|
|
|
# RELOC: R_RISCV_LO12_S foo 0x0
|
|
|
|
|
# INSTR: sb t1, %lo(foo)(a2)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %lo(foo), kind: fixup_riscv_lo12_s
|
|
|
|
|
|
|
|
|
|
sb t1, %lo(foo+4)(a2)
|
|
|
|
|
# RELOC: R_RISCV_LO12_S foo 0x4
|
|
|
|
|
# INSTR: sb t1, %lo(foo+4)(a2)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %lo(foo+4), kind: fixup_riscv_lo12_s
|
|
|
|
|
|
|
|
|
|
auipc t1, %pcrel_hi(foo)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_HI20 foo 0x0
|
|
|
|
|
# INSTR: auipc t1, %pcrel_hi(foo)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_hi(foo), kind: fixup_riscv_pcrel_hi20
|
|
|
|
|
|
|
|
|
|
auipc t1, %pcrel_hi(foo+4)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_HI20 foo 0x4
|
|
|
|
|
# INSTR: auipc t1, %pcrel_hi(foo+4)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_hi(foo+4), kind: fixup_riscv_pcrel_hi20
|
|
|
|
|
|
2018-02-06 08:55:23 +08:00
|
|
|
addi t1, t1, %pcrel_lo(foo)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_LO12_I foo 0x0
|
|
|
|
|
# INSTR: addi t1, t1, %pcrel_lo(foo)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_lo(foo), kind: fixup_riscv_pcrel_lo12_i
|
|
|
|
|
|
|
|
|
|
addi t1, t1, %pcrel_lo(foo+4)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_LO12_I foo 0x4
|
|
|
|
|
# INSTR: addi t1, t1, %pcrel_lo(foo+4)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_lo(foo+4), kind: fixup_riscv_pcrel_lo12_i
|
|
|
|
|
|
|
|
|
|
sb t1, %pcrel_lo(foo)(a2)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_LO12_S foo 0x0
|
|
|
|
|
# INSTR: sb t1, %pcrel_lo(foo)(a2)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_lo(foo), kind: fixup_riscv_pcrel_lo12_s
|
|
|
|
|
|
|
|
|
|
sb t1, %pcrel_lo(foo+4)(a2)
|
|
|
|
|
# RELOC: R_RISCV_PCREL_LO12_S foo 0x4
|
|
|
|
|
# INSTR: sb t1, %pcrel_lo(foo+4)(a2)
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: %pcrel_lo(foo+4), kind: fixup_riscv_pcrel_lo12_s
|
|
|
|
|
|
2017-09-28 16:26:24 +08:00
|
|
|
jal zero, foo
|
|
|
|
|
# RELOC: R_RISCV_JAL
|
|
|
|
|
# INSTR: jal zero, foo
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: foo, kind: fixup_riscv_jal
|
|
|
|
|
|
|
|
|
|
bgeu a0, a1, foo
|
|
|
|
|
# RELOC: R_RISCV_BRANCH
|
|
|
|
|
# INSTR: bgeu a0, a1, foo
|
|
|
|
|
# FIXUP: fixup A - offset: 0, value: foo, kind: fixup_riscv_branch
|