[AArch64][SVE2] Asm: support SVE2 Accumulate Group
Summary:
Patch adds support for the following instructions:
SVE2 bitwise shift and insert:
* SRI, SLI
SVE2 bitwise shift right and accumulate:
* SSRA, USRA, SRSRA, URSRA
SVE2 complex integer add:
* CADD, SQCADD
SVE2 integer absolute difference and accumulate:
* SABA, UABA
SVE2 integer absolute difference and accumulate long:
* SABALB, SABALT, UABALB, UABALT
SVE2 integer add/subtract long with carry:
* ADCLB, ADCLT, SBCLB, SBCLT
The specification can be found here:
https://developer.arm.com/docs/ddi0602/latest
Reviewed By: SjoerdMeijer
Differential Revision: https://reviews.llvm.org/D62204
llvm-svn: 361622
2019-05-24 18:10:34 +08:00
|
|
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2 < %s \
|
|
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve2 < %s \
|
2020-03-16 07:17:52 +08:00
|
|
|
// RUN: | llvm-objdump -d --mattr=+sve2 - | FileCheck %s --check-prefix=CHECK-INST
|
[AArch64][SVE2] Asm: support SVE2 Accumulate Group
Summary:
Patch adds support for the following instructions:
SVE2 bitwise shift and insert:
* SRI, SLI
SVE2 bitwise shift right and accumulate:
* SSRA, USRA, SRSRA, URSRA
SVE2 complex integer add:
* CADD, SQCADD
SVE2 integer absolute difference and accumulate:
* SABA, UABA
SVE2 integer absolute difference and accumulate long:
* SABALB, SABALT, UABALB, UABALT
SVE2 integer add/subtract long with carry:
* ADCLB, ADCLT, SBCLB, SBCLT
The specification can be found here:
https://developer.arm.com/docs/ddi0602/latest
Reviewed By: SjoerdMeijer
Differential Revision: https://reviews.llvm.org/D62204
llvm-svn: 361622
2019-05-24 18:10:34 +08:00
|
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve2 < %s \
|
|
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
|
|
|
|
adclb z0.s, z1.s, z31.s
|
|
|
|
// CHECK-INST: adclb z0.s, z1.s, z31.s
|
|
|
|
// CHECK-ENCODING: [0x20,0xd0,0x1f,0x45]
|
|
|
|
// CHECK-ERROR: instruction requires: sve2
|
|
|
|
// CHECK-UNKNOWN: 20 d0 1f 45 <unknown>
|
|
|
|
|
|
|
|
adclb z0.d, z1.d, z31.d
|
|
|
|
// CHECK-INST: adclb z0.d, z1.d, z31.d
|
|
|
|
// CHECK-ENCODING: [0x20,0xd0,0x5f,0x45]
|
|
|
|
// CHECK-ERROR: instruction requires: sve2
|
|
|
|
// CHECK-UNKNOWN: 20 d0 5f 45 <unknown>
|
|
|
|
|
|
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
|
|
// Test compatibility with MOVPRFX instruction.
|
|
|
|
|
|
|
|
movprfx z0, z7
|
|
|
|
// CHECK-INST: movprfx z0, z7
|
|
|
|
// CHECK-ENCODING: [0xe0,0xbc,0x20,0x04]
|
|
|
|
// CHECK-ERROR: instruction requires: sve
|
|
|
|
// CHECK-UNKNOWN: e0 bc 20 04 <unknown>
|
|
|
|
|
|
|
|
adclb z0.d, z1.d, z31.d
|
|
|
|
// CHECK-INST: adclb z0.d, z1.d, z31.d
|
|
|
|
// CHECK-ENCODING: [0x20,0xd0,0x5f,0x45]
|
|
|
|
// CHECK-ERROR: instruction requires: sve2
|
|
|
|
// CHECK-UNKNOWN: 20 d0 5f 45 <unknown>
|