2014-01-06 16:08:58 +08:00
|
|
|
//===- SparcDisassembler.cpp - Disassembler for Sparc -----------*- C++ -*-===//
|
|
|
|
|
//
|
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
|
//
|
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
// This file is part of the Sparc Disassembler.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
#include "Sparc.h"
|
|
|
|
|
#include "SparcRegisterInfo.h"
|
|
|
|
|
#include "SparcSubtarget.h"
|
2016-01-27 00:44:37 +08:00
|
|
|
#include "llvm/MC/MCDisassembler/MCDisassembler.h"
|
2014-01-06 16:08:58 +08:00
|
|
|
#include "llvm/MC/MCFixedLenDisassembler.h"
|
2015-05-16 05:58:42 +08:00
|
|
|
#include "llvm/MC/MCInst.h"
|
2015-04-30 04:30:57 +08:00
|
|
|
#include "llvm/MC/MCContext.h"
|
|
|
|
|
#include "llvm/MC/MCAsmInfo.h"
|
2014-01-06 16:08:58 +08:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
|
|
2014-04-22 10:41:26 +08:00
|
|
|
#define DEBUG_TYPE "sparc-disassembler"
|
|
|
|
|
|
2014-01-06 16:08:58 +08:00
|
|
|
typedef MCDisassembler::DecodeStatus DecodeStatus;
|
|
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
|
|
2014-11-11 02:11:10 +08:00
|
|
|
/// A disassembler class for Sparc.
|
2014-01-06 16:08:58 +08:00
|
|
|
class SparcDisassembler : public MCDisassembler {
|
|
|
|
|
public:
|
2014-11-11 02:11:10 +08:00
|
|
|
SparcDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx)
|
|
|
|
|
: MCDisassembler(STI, Ctx) {}
|
2014-01-06 16:08:58 +08:00
|
|
|
virtual ~SparcDisassembler() {}
|
|
|
|
|
|
2014-11-11 02:11:10 +08:00
|
|
|
DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
|
2014-11-12 10:04:27 +08:00
|
|
|
ArrayRef<uint8_t> Bytes, uint64_t Address,
|
2014-11-11 02:11:10 +08:00
|
|
|
raw_ostream &VStream,
|
|
|
|
|
raw_ostream &CStream) const override;
|
2014-01-06 16:08:58 +08:00
|
|
|
};
|
2015-06-23 17:49:53 +08:00
|
|
|
}
|
2014-01-06 16:08:58 +08:00
|
|
|
|
|
|
|
|
namespace llvm {
|
2015-04-30 04:30:57 +08:00
|
|
|
extern Target TheSparcTarget, TheSparcV9Target, TheSparcelTarget;
|
2014-01-06 16:08:58 +08:00
|
|
|
}
|
|
|
|
|
|
2015-04-30 04:30:57 +08:00
|
|
|
static MCDisassembler *createSparcDisassembler(const Target &T,
|
|
|
|
|
const MCSubtargetInfo &STI,
|
|
|
|
|
MCContext &Ctx) {
|
2014-04-15 12:40:56 +08:00
|
|
|
return new SparcDisassembler(STI, Ctx);
|
2014-01-06 16:08:58 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
extern "C" void LLVMInitializeSparcDisassembler() {
|
|
|
|
|
// Register the disassembler.
|
|
|
|
|
TargetRegistry::RegisterMCDisassembler(TheSparcTarget,
|
|
|
|
|
createSparcDisassembler);
|
|
|
|
|
TargetRegistry::RegisterMCDisassembler(TheSparcV9Target,
|
|
|
|
|
createSparcDisassembler);
|
2015-04-30 04:30:57 +08:00
|
|
|
TargetRegistry::RegisterMCDisassembler(TheSparcelTarget,
|
|
|
|
|
createSparcDisassembler);
|
2014-01-06 16:08:58 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const unsigned IntRegDecoderTable[] = {
|
|
|
|
|
SP::G0, SP::G1, SP::G2, SP::G3,
|
|
|
|
|
SP::G4, SP::G5, SP::G6, SP::G7,
|
|
|
|
|
SP::O0, SP::O1, SP::O2, SP::O3,
|
|
|
|
|
SP::O4, SP::O5, SP::O6, SP::O7,
|
|
|
|
|
SP::L0, SP::L1, SP::L2, SP::L3,
|
|
|
|
|
SP::L4, SP::L5, SP::L6, SP::L7,
|
|
|
|
|
SP::I0, SP::I1, SP::I2, SP::I3,
|
|
|
|
|
SP::I4, SP::I5, SP::I6, SP::I7 };
|
|
|
|
|
|
|
|
|
|
static const unsigned FPRegDecoderTable[] = {
|
|
|
|
|
SP::F0, SP::F1, SP::F2, SP::F3,
|
|
|
|
|
SP::F4, SP::F5, SP::F6, SP::F7,
|
|
|
|
|
SP::F8, SP::F9, SP::F10, SP::F11,
|
|
|
|
|
SP::F12, SP::F13, SP::F14, SP::F15,
|
|
|
|
|
SP::F16, SP::F17, SP::F18, SP::F19,
|
|
|
|
|
SP::F20, SP::F21, SP::F22, SP::F23,
|
|
|
|
|
SP::F24, SP::F25, SP::F26, SP::F27,
|
|
|
|
|
SP::F28, SP::F29, SP::F30, SP::F31 };
|
|
|
|
|
|
|
|
|
|
static const unsigned DFPRegDecoderTable[] = {
|
|
|
|
|
SP::D0, SP::D16, SP::D1, SP::D17,
|
|
|
|
|
SP::D2, SP::D18, SP::D3, SP::D19,
|
|
|
|
|
SP::D4, SP::D20, SP::D5, SP::D21,
|
|
|
|
|
SP::D6, SP::D22, SP::D7, SP::D23,
|
|
|
|
|
SP::D8, SP::D24, SP::D9, SP::D25,
|
|
|
|
|
SP::D10, SP::D26, SP::D11, SP::D27,
|
|
|
|
|
SP::D12, SP::D28, SP::D13, SP::D29,
|
|
|
|
|
SP::D14, SP::D30, SP::D15, SP::D31 };
|
|
|
|
|
|
|
|
|
|
static const unsigned QFPRegDecoderTable[] = {
|
2014-01-12 12:34:31 +08:00
|
|
|
SP::Q0, SP::Q8, ~0U, ~0U,
|
|
|
|
|
SP::Q1, SP::Q9, ~0U, ~0U,
|
|
|
|
|
SP::Q2, SP::Q10, ~0U, ~0U,
|
|
|
|
|
SP::Q3, SP::Q11, ~0U, ~0U,
|
|
|
|
|
SP::Q4, SP::Q12, ~0U, ~0U,
|
|
|
|
|
SP::Q5, SP::Q13, ~0U, ~0U,
|
|
|
|
|
SP::Q6, SP::Q14, ~0U, ~0U,
|
|
|
|
|
SP::Q7, SP::Q15, ~0U, ~0U } ;
|
2014-01-06 16:08:58 +08:00
|
|
|
|
2014-03-02 11:39:39 +08:00
|
|
|
static const unsigned FCCRegDecoderTable[] = {
|
|
|
|
|
SP::FCC0, SP::FCC1, SP::FCC2, SP::FCC3 };
|
|
|
|
|
|
2015-05-19 00:29:48 +08:00
|
|
|
static const unsigned ASRRegDecoderTable[] = {
|
|
|
|
|
SP::Y, SP::ASR1, SP::ASR2, SP::ASR3,
|
|
|
|
|
SP::ASR4, SP::ASR5, SP::ASR6, SP::ASR7,
|
|
|
|
|
SP::ASR8, SP::ASR9, SP::ASR10, SP::ASR11,
|
|
|
|
|
SP::ASR12, SP::ASR13, SP::ASR14, SP::ASR15,
|
|
|
|
|
SP::ASR16, SP::ASR17, SP::ASR18, SP::ASR19,
|
|
|
|
|
SP::ASR20, SP::ASR21, SP::ASR22, SP::ASR23,
|
|
|
|
|
SP::ASR24, SP::ASR25, SP::ASR26, SP::ASR27,
|
|
|
|
|
SP::ASR28, SP::ASR29, SP::ASR30, SP::ASR31};
|
|
|
|
|
|
2015-10-04 17:11:22 +08:00
|
|
|
static const unsigned PRRegDecoderTable[] = {
|
|
|
|
|
SP::TPC, SP::TNPC, SP::TSTATE, SP::TT, SP::TICK, SP::TBA, SP::PSTATE,
|
|
|
|
|
SP::TL, SP::PIL, SP::CWP, SP::CANSAVE, SP::CANRESTORE, SP::CLEANWIN,
|
|
|
|
|
SP::OTHERWIN, SP::WSTATE
|
|
|
|
|
};
|
|
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static const uint16_t IntPairDecoderTable[] = {
|
|
|
|
|
SP::G0_G1, SP::G2_G3, SP::G4_G5, SP::G6_G7,
|
|
|
|
|
SP::O0_O1, SP::O2_O3, SP::O4_O5, SP::O6_O7,
|
|
|
|
|
SP::L0_L1, SP::L2_L3, SP::L4_L5, SP::L6_L7,
|
|
|
|
|
SP::I0_I1, SP::I2_I3, SP::I4_I5, SP::I6_I7,
|
|
|
|
|
};
|
|
|
|
|
|
2016-02-27 20:49:59 +08:00
|
|
|
static const unsigned CPRegDecoderTable[] = {
|
|
|
|
|
SP::C0, SP::C1, SP::C2, SP::C3,
|
|
|
|
|
SP::C4, SP::C5, SP::C6, SP::C7,
|
|
|
|
|
SP::C8, SP::C9, SP::C10, SP::C11,
|
|
|
|
|
SP::C12, SP::C13, SP::C14, SP::C15,
|
|
|
|
|
SP::C16, SP::C17, SP::C18, SP::C19,
|
|
|
|
|
SP::C20, SP::C21, SP::C22, SP::C23,
|
|
|
|
|
SP::C24, SP::C25, SP::C26, SP::C27,
|
|
|
|
|
SP::C28, SP::C29, SP::C30, SP::C31
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static const uint16_t CPPairDecoderTable[] = {
|
|
|
|
|
SP::C0_C1, SP::C2_C3, SP::C4_C5, SP::C6_C7,
|
|
|
|
|
SP::C8_C9, SP::C10_C11, SP::C12_C13, SP::C14_C15,
|
|
|
|
|
SP::C16_C17, SP::C18_C19, SP::C20_C21, SP::C22_C23,
|
|
|
|
|
SP::C24_C25, SP::C26_C27, SP::C28_C29, SP::C30_C31
|
|
|
|
|
};
|
|
|
|
|
|
2014-01-06 16:08:58 +08:00
|
|
|
static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
unsigned Reg = IntRegDecoderTable[RegNo];
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeI64RegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
unsigned Reg = IntRegDecoderTable[RegNo];
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeFPRegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
unsigned Reg = FPRegDecoderTable[RegNo];
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeDFPRegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
unsigned Reg = DFPRegDecoderTable[RegNo];
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeQFPRegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
|
|
|
|
|
unsigned Reg = QFPRegDecoderTable[RegNo];
|
2014-01-12 12:34:31 +08:00
|
|
|
if (Reg == ~0U)
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Fail;
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeCPRegsRegisterClass(MCInst &Inst,
|
|
|
|
|
unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
unsigned Reg = CPRegDecoderTable[RegNo];
|
|
|
|
|
Inst.addOperand(MCOperand::createReg(Reg));
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-02 11:39:39 +08:00
|
|
|
static DecodeStatus DecodeFCCRegsRegisterClass(MCInst &Inst, unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 3)
|
|
|
|
|
return MCDisassembler::Fail;
|
2015-05-14 02:37:00 +08:00
|
|
|
Inst.addOperand(MCOperand::createReg(FCCRegDecoderTable[RegNo]));
|
2014-03-02 11:39:39 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
2015-05-19 00:29:48 +08:00
|
|
|
static DecodeStatus DecodeASRRegsRegisterClass(MCInst &Inst, unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
Inst.addOperand(MCOperand::createReg(ASRRegDecoderTable[RegNo]));
|
|
|
|
|
return MCDisassembler::Success;
|
2015-10-04 17:11:22 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodePRRegsRegisterClass(MCInst &Inst, unsigned RegNo,
|
|
|
|
|
uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
if (RegNo >= array_lengthof(PRRegDecoderTable))
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
Inst.addOperand(MCOperand::createReg(PRRegDecoderTable[RegNo]));
|
|
|
|
|
return MCDisassembler::Success;
|
2015-05-19 00:29:48 +08:00
|
|
|
}
|
|
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static DecodeStatus DecodeIntPairRegisterClass(MCInst &Inst, unsigned RegNo,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
DecodeStatus S = MCDisassembler::Success;
|
|
|
|
|
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
|
|
|
|
|
if ((RegNo & 1))
|
|
|
|
|
S = MCDisassembler::SoftFail;
|
|
|
|
|
|
|
|
|
|
unsigned RegisterPair = IntPairDecoderTable[RegNo/2];
|
|
|
|
|
Inst.addOperand(MCOperand::createReg(RegisterPair));
|
|
|
|
|
return S;
|
|
|
|
|
}
|
2014-03-02 11:39:39 +08:00
|
|
|
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeCPPairRegisterClass(MCInst &Inst, unsigned RegNo,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
if (RegNo > 31)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
|
|
|
|
|
unsigned RegisterPair = CPPairDecoderTable[RegNo/2];
|
|
|
|
|
Inst.addOperand(MCOperand::createReg(RegisterPair));
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeLoadInt(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static DecodeStatus DecodeLoadIntPair(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeLoadFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeLoadDFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeLoadQFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeLoadCP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeLoadCPPair(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeStoreInt(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static DecodeStatus DecodeStoreIntPair(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeStoreFP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeStoreDFP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeStoreQFP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeStoreCP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
|
|
|
|
static DecodeStatus DecodeStoreCPPair(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
2014-03-01 16:30:58 +08:00
|
|
|
static DecodeStatus DecodeCall(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
2014-03-01 17:11:57 +08:00
|
|
|
static DecodeStatus DecodeSIMM13(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder);
|
2014-03-03 05:17:44 +08:00
|
|
|
static DecodeStatus DecodeJMPL(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2014-03-03 06:55:53 +08:00
|
|
|
static DecodeStatus DecodeReturn(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2014-03-10 07:32:07 +08:00
|
|
|
static DecodeStatus DecodeSWAP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2016-03-10 02:20:21 +08:00
|
|
|
static DecodeStatus DecodeTRAP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
2014-01-06 16:08:58 +08:00
|
|
|
|
|
|
|
|
#include "SparcGenDisassemblerTables.inc"
|
|
|
|
|
|
2014-11-12 10:04:27 +08:00
|
|
|
/// Read four bytes from the ArrayRef and return 32 bit word.
|
|
|
|
|
static DecodeStatus readInstruction32(ArrayRef<uint8_t> Bytes, uint64_t Address,
|
2015-04-30 04:30:57 +08:00
|
|
|
uint64_t &Size, uint32_t &Insn,
|
|
|
|
|
bool IsLittleEndian) {
|
2014-01-06 16:08:58 +08:00
|
|
|
// We want to read exactly 4 Bytes of data.
|
2014-11-12 10:04:27 +08:00
|
|
|
if (Bytes.size() < 4) {
|
2014-11-11 02:11:10 +08:00
|
|
|
Size = 0;
|
2014-01-06 16:08:58 +08:00
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
}
|
|
|
|
|
|
2015-04-30 04:30:57 +08:00
|
|
|
Insn = IsLittleEndian
|
|
|
|
|
? (Bytes[0] << 0) | (Bytes[1] << 8) | (Bytes[2] << 16) |
|
|
|
|
|
(Bytes[3] << 24)
|
|
|
|
|
: (Bytes[3] << 0) | (Bytes[2] << 8) | (Bytes[1] << 16) |
|
|
|
|
|
(Bytes[0] << 24);
|
2014-01-06 16:08:58 +08:00
|
|
|
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
2014-11-11 02:11:10 +08:00
|
|
|
DecodeStatus SparcDisassembler::getInstruction(MCInst &Instr, uint64_t &Size,
|
2014-11-12 10:04:27 +08:00
|
|
|
ArrayRef<uint8_t> Bytes,
|
2014-11-11 02:11:10 +08:00
|
|
|
uint64_t Address,
|
|
|
|
|
raw_ostream &VStream,
|
|
|
|
|
raw_ostream &CStream) const {
|
2014-01-06 16:08:58 +08:00
|
|
|
uint32_t Insn;
|
2015-04-30 04:30:57 +08:00
|
|
|
bool isLittleEndian = getContext().getAsmInfo()->isLittleEndian();
|
|
|
|
|
DecodeStatus Result =
|
|
|
|
|
readInstruction32(Bytes, Address, Size, Insn, isLittleEndian);
|
2014-01-06 16:08:58 +08:00
|
|
|
if (Result == MCDisassembler::Fail)
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
|
|
|
|
|
// Calling the auto-generated decoder function.
|
2016-03-10 02:20:21 +08:00
|
|
|
|
|
|
|
|
if (STI.getFeatureBits()[Sparc::FeatureV9])
|
|
|
|
|
{
|
|
|
|
|
Result = decodeInstruction(DecoderTableSparcV932, Instr, Insn, Address, this, STI);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
Result = decodeInstruction(DecoderTableSparcV832, Instr, Insn, Address, this, STI);
|
|
|
|
|
}
|
|
|
|
|
if (Result != MCDisassembler::Fail)
|
|
|
|
|
return Result;
|
|
|
|
|
|
2014-11-11 02:11:10 +08:00
|
|
|
Result =
|
|
|
|
|
decodeInstruction(DecoderTableSparc32, Instr, Insn, Address, this, STI);
|
2014-01-06 16:08:58 +08:00
|
|
|
|
|
|
|
|
if (Result != MCDisassembler::Fail) {
|
|
|
|
|
Size = 4;
|
|
|
|
|
return Result;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return MCDisassembler::Fail;
|
|
|
|
|
}
|
2014-03-01 15:46:33 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
typedef DecodeStatus (*DecodeFunc)(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder);
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeMem(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder,
|
|
|
|
|
bool isLoad, DecodeFunc DecodeRD) {
|
|
|
|
|
unsigned rd = fieldFromInstruction(insn, 25, 5);
|
|
|
|
|
unsigned rs1 = fieldFromInstruction(insn, 14, 5);
|
|
|
|
|
bool isImm = fieldFromInstruction(insn, 13, 1);
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-19 00:35:04 +08:00
|
|
|
bool hasAsi = fieldFromInstruction(insn, 23, 1); // (in op3 field)
|
|
|
|
|
unsigned asi = fieldFromInstruction(insn, 5, 8);
|
2014-03-01 15:46:33 +08:00
|
|
|
unsigned rs2 = 0;
|
|
|
|
|
unsigned simm13 = 0;
|
|
|
|
|
if (isImm)
|
|
|
|
|
simm13 = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
|
|
|
|
|
else
|
|
|
|
|
rs2 = fieldFromInstruction(insn, 0, 5);
|
|
|
|
|
|
|
|
|
|
DecodeStatus status;
|
|
|
|
|
if (isLoad) {
|
|
|
|
|
status = DecodeRD(MI, rd, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
// Decode rs1.
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs1, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode imm|rs2.
|
|
|
|
|
if (isImm)
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(simm13));
|
2014-03-01 15:46:33 +08:00
|
|
|
else {
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-19 00:35:04 +08:00
|
|
|
if (hasAsi)
|
|
|
|
|
MI.addOperand(MCOperand::createImm(asi));
|
|
|
|
|
|
2014-03-01 15:46:33 +08:00
|
|
|
if (!isLoad) {
|
|
|
|
|
status = DecodeRD(MI, rd, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeLoadInt(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeIntRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static DecodeStatus DecodeLoadIntPair(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeIntPairRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeLoadFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeFPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeLoadDFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeDFPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeLoadQFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeQFPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeLoadCP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeCPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeLoadCPPair(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, true,
|
|
|
|
|
DecodeCPPairRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeStoreInt(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeIntRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
[Sparc] Implement i64 load/store support for 32-bit sparc.
The LDD/STD instructions can load/store a 64bit quantity from/to
memory to/from a consecutive even/odd pair of (32-bit) registers. They
are part of SparcV8, and also present in SparcV9. (Although deprecated
there, as you can store 64bits in one register).
As recommended on llvmdev in the thread "How to enable use of 64bit
load/store for 32bit architecture" from Apr 2015, I've modeled the
64-bit load/store operations as working on a v2i32 type, rather than
making i64 a legal type, but with few legal operations. The latter
does not (currently) work, as there is much code in llvm which assumes
that if i64 is legal, operations like "add" will actually work on it.
The same assumption does not hold for v2i32 -- for vector types, it is
workable to support only load/store, and expand everything else.
This patch:
- Adds a new register class, IntPair, for even/odd pairs of registers.
- Modifies the list of reserved registers, the stack spilling code,
and register copying code to support the IntPair register class.
- Adds support in AsmParser. (note that in asm text, you write the
name of the first register of the pair only. So the parser has to
morph the single register into the equivalent paired register).
- Adds the new instructions themselves (LDD/STD/LDDA/STDA).
- Hooks up the instructions and registers as a vector type v2i32. Adds
custom legalizer to transform i64 load/stores into v2i32 load/stores
and bitcasts, so that the new instructions can actually be
generated, and marks all operations other than load/store on v2i32
as needing to be expanded.
- Copies the unfortunate SelectInlineAsm hack from ARMISelDAGToDAG.
This hack undoes the transformation of i64 operands into two
arbitrarily-allocated separate i32 registers in
SelectionDAGBuilder. and instead passes them in a single
IntPair. (Arbitrarily allocated registers are not useful, asm code
expects to be receiving a pair, which can be passed to ldd/std.)
Also adds a bunch of test cases covering all the bugs I've added along
the way.
Differential Revision: http://reviews.llvm.org/D8713
llvm-svn: 244484
2015-08-11 03:11:39 +08:00
|
|
|
static DecodeStatus DecodeStoreIntPair(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeIntPairRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-01 15:46:33 +08:00
|
|
|
static DecodeStatus DecodeStoreFP(MCInst &Inst, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeFPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeStoreDFP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeDFPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeStoreQFP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeQFPRegsRegisterClass);
|
|
|
|
|
}
|
2014-03-01 16:30:58 +08:00
|
|
|
|
2016-02-27 20:49:59 +08:00
|
|
|
static DecodeStatus DecodeStoreCP(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeCPRegsRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeStoreCPPair(MCInst &Inst, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
return DecodeMem(Inst, insn, Address, Decoder, false,
|
|
|
|
|
DecodeCPPairRegisterClass);
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-01 16:30:58 +08:00
|
|
|
static bool tryAddingSymbolicOperand(int64_t Value, bool isBranch,
|
|
|
|
|
uint64_t Address, uint64_t Offset,
|
|
|
|
|
uint64_t Width, MCInst &MI,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
const MCDisassembler *Dis = static_cast<const MCDisassembler*>(Decoder);
|
|
|
|
|
return Dis->tryAddingSymbolicOperand(MI, Value, Address, isBranch,
|
|
|
|
|
Offset, Width);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static DecodeStatus DecodeCall(MCInst &MI, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
unsigned tgt = fieldFromInstruction(insn, 0, 30);
|
|
|
|
|
tgt <<= 2;
|
|
|
|
|
if (!tryAddingSymbolicOperand(tgt+Address, false, Address,
|
|
|
|
|
0, 30, MI, Decoder))
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(tgt));
|
2014-03-01 16:30:58 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
2014-03-01 17:11:57 +08:00
|
|
|
|
|
|
|
|
static DecodeStatus DecodeSIMM13(MCInst &MI, unsigned insn,
|
|
|
|
|
uint64_t Address, const void *Decoder) {
|
|
|
|
|
unsigned tgt = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(tgt));
|
2014-03-01 17:11:57 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
2014-03-03 05:17:44 +08:00
|
|
|
|
|
|
|
|
static DecodeStatus DecodeJMPL(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
|
|
|
|
|
unsigned rd = fieldFromInstruction(insn, 25, 5);
|
|
|
|
|
unsigned rs1 = fieldFromInstruction(insn, 14, 5);
|
|
|
|
|
unsigned isImm = fieldFromInstruction(insn, 13, 1);
|
|
|
|
|
unsigned rs2 = 0;
|
|
|
|
|
unsigned simm13 = 0;
|
|
|
|
|
if (isImm)
|
|
|
|
|
simm13 = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
|
|
|
|
|
else
|
|
|
|
|
rs2 = fieldFromInstruction(insn, 0, 5);
|
|
|
|
|
|
|
|
|
|
// Decode RD.
|
|
|
|
|
DecodeStatus status = DecodeIntRegsRegisterClass(MI, rd, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS1.
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs1, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS1 | SIMM13.
|
|
|
|
|
if (isImm)
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(simm13));
|
2014-03-03 05:17:44 +08:00
|
|
|
else {
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
2014-03-03 06:55:53 +08:00
|
|
|
|
|
|
|
|
static DecodeStatus DecodeReturn(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
|
|
|
|
|
unsigned rs1 = fieldFromInstruction(insn, 14, 5);
|
|
|
|
|
unsigned isImm = fieldFromInstruction(insn, 13, 1);
|
|
|
|
|
unsigned rs2 = 0;
|
|
|
|
|
unsigned simm13 = 0;
|
|
|
|
|
if (isImm)
|
|
|
|
|
simm13 = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
|
|
|
|
|
else
|
|
|
|
|
rs2 = fieldFromInstruction(insn, 0, 5);
|
|
|
|
|
|
|
|
|
|
// Decode RS1.
|
|
|
|
|
DecodeStatus status = DecodeIntRegsRegisterClass(MI, rs1, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS2 | SIMM13.
|
|
|
|
|
if (isImm)
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(simm13));
|
2014-03-03 06:55:53 +08:00
|
|
|
else {
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
2014-03-10 07:32:07 +08:00
|
|
|
|
|
|
|
|
static DecodeStatus DecodeSWAP(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
|
|
|
|
|
unsigned rd = fieldFromInstruction(insn, 25, 5);
|
|
|
|
|
unsigned rs1 = fieldFromInstruction(insn, 14, 5);
|
|
|
|
|
unsigned isImm = fieldFromInstruction(insn, 13, 1);
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-19 00:35:04 +08:00
|
|
|
bool hasAsi = fieldFromInstruction(insn, 23, 1); // (in op3 field)
|
|
|
|
|
unsigned asi = fieldFromInstruction(insn, 5, 8);
|
2014-03-10 07:32:07 +08:00
|
|
|
unsigned rs2 = 0;
|
|
|
|
|
unsigned simm13 = 0;
|
|
|
|
|
if (isImm)
|
|
|
|
|
simm13 = SignExtend32<13>(fieldFromInstruction(insn, 0, 13));
|
|
|
|
|
else
|
|
|
|
|
rs2 = fieldFromInstruction(insn, 0, 5);
|
|
|
|
|
|
|
|
|
|
// Decode RD.
|
|
|
|
|
DecodeStatus status = DecodeIntRegsRegisterClass(MI, rd, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS1.
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs1, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS1 | SIMM13.
|
|
|
|
|
if (isImm)
|
2015-05-14 02:37:00 +08:00
|
|
|
MI.addOperand(MCOperand::createImm(simm13));
|
2014-03-10 07:32:07 +08:00
|
|
|
else {
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
Sparc: Add the "alternate address space" load/store instructions.
- Adds support for the asm syntax, which has an immediate integer
"ASI" (address space identifier) appearing after an address, before
a comma.
- Adds the various-width load, store, and swap in alternate address
space instructions. (ldsba, ldsha, lduba, lduha, lda, stba, stha,
sta, swapa)
This does not attempt to hook these instructions up to pointer address
spaces in LLVM, although that would probably be a reasonable thing to
do in the future.
Differential Revision: http://reviews.llvm.org/D8904
llvm-svn: 237581
2015-05-19 00:35:04 +08:00
|
|
|
|
|
|
|
|
if (hasAsi)
|
|
|
|
|
MI.addOperand(MCOperand::createImm(asi));
|
|
|
|
|
|
2014-03-10 07:32:07 +08:00
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|
2016-03-10 02:20:21 +08:00
|
|
|
|
|
|
|
|
static DecodeStatus DecodeTRAP(MCInst &MI, unsigned insn, uint64_t Address,
|
|
|
|
|
const void *Decoder) {
|
|
|
|
|
|
|
|
|
|
unsigned rs1 = fieldFromInstruction(insn, 14, 5);
|
|
|
|
|
unsigned isImm = fieldFromInstruction(insn, 13, 1);
|
|
|
|
|
unsigned cc =fieldFromInstruction(insn, 25, 4);
|
|
|
|
|
unsigned rs2 = 0;
|
|
|
|
|
unsigned imm7 = 0;
|
|
|
|
|
if (isImm)
|
|
|
|
|
imm7 = fieldFromInstruction(insn, 0, 7);
|
|
|
|
|
else
|
|
|
|
|
rs2 = fieldFromInstruction(insn, 0, 5);
|
|
|
|
|
|
|
|
|
|
// Decode RS1.
|
|
|
|
|
DecodeStatus status = DecodeIntRegsRegisterClass(MI, rs1, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
|
|
|
|
|
// Decode RS1 | IMM7.
|
|
|
|
|
if (isImm)
|
|
|
|
|
MI.addOperand(MCOperand::createImm(imm7));
|
|
|
|
|
else {
|
|
|
|
|
status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder);
|
|
|
|
|
if (status != MCDisassembler::Success)
|
|
|
|
|
return status;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
// Decode CC
|
|
|
|
|
MI.addOperand(MCOperand::createImm(cc));
|
|
|
|
|
|
|
|
|
|
return MCDisassembler::Success;
|
|
|
|
|
}
|