2018-05-01 23:43:36 +08:00
|
|
|
; REQUIRES: asserts
|
|
|
|
|
; RUN: llc -mtriple=x86_64-unknown-unknown -debug-only=isel < %s -o /dev/null 2>&1 | FileCheck %s
|
|
|
|
|
|
|
|
|
|
; This tests the propagation of fast-math-flags from IR instructions to SDNodeFlags.
|
|
|
|
|
|
|
|
|
|
; CHECK-LABEL: Initial selection DAG: %bb.0 'fmf_transfer:'
|
|
|
|
|
|
|
|
|
|
; CHECK: t5: f32 = fadd nsz t2, t4
|
|
|
|
|
; CHECK-NEXT: t6: f32 = fadd arcp t5, t4
|
|
|
|
|
; CHECK-NEXT: t7: f32 = fadd nnan t6, t4
|
|
|
|
|
; CHECK-NEXT: t8: f32 = fadd ninf t7, t4
|
|
|
|
|
; CHECK-NEXT: t9: f32 = fadd contract t8, t4
|
Fast Math Flag mapping into SDNode
Summary: Adding support for Fast flags in the SDNode to leverage fast math sub flag usage.
Reviewers: spatel, arsenm, jbhateja, hfinkel, escha, qcolombet, echristo, wristow, javed.absar
Reviewed By: spatel
Subscribers: llvm-commits, rampitec, nhaehnle, tstellar, FarhanaAleen, nemanjai, javed.absar, jbhateja, hfinkel, wdng
Differential Revision: https://reviews.llvm.org/D45710
llvm-svn: 331547
2018-05-05 02:48:20 +08:00
|
|
|
; CHECK-NEXT: t10: f32 = fadd afn t9, t4
|
|
|
|
|
; CHECK-NEXT: t11: f32 = fadd reassoc t10, t4
|
|
|
|
|
; CHECK-NEXT: t12: f32 = fadd nnan ninf nsz arcp contract afn reassoc t11, t4
|
2018-05-01 23:43:36 +08:00
|
|
|
|
|
|
|
|
; CHECK: Optimized lowered selection DAG: %bb.0 'fmf_transfer:'
|
|
|
|
|
|
|
|
|
|
define float @fmf_transfer(float %x, float %y) {
|
|
|
|
|
%f1 = fadd nsz float %x, %y
|
|
|
|
|
%f2 = fadd arcp float %f1, %y
|
|
|
|
|
%f3 = fadd nnan float %f2, %y
|
|
|
|
|
%f4 = fadd ninf float %f3, %y
|
|
|
|
|
%f5 = fadd contract float %f4, %y
|
|
|
|
|
%f6 = fadd afn float %f5, %y
|
|
|
|
|
%f7 = fadd reassoc float %f6, %y
|
|
|
|
|
%f8 = fadd fast float %f7, %y
|
|
|
|
|
ret float %f8
|
|
|
|
|
}
|
|
|
|
|
|
