2020-02-09 03:07:03 +08:00
|
|
|
# REQUIRES: x86
|
2020-02-18 02:21:31 +08:00
|
|
|
# RUN: echo '.globl _start; _start: ret; .data.rel.ro; .balign 16; .byte 0; \
|
|
|
|
# RUN: .data; .balign 32; .byte 0; .bss; .byte 0' | \
|
2020-02-09 03:07:03 +08:00
|
|
|
# RUN: llvm-mc -filetype=obj -triple=x86_64 - -o %t.o
|
2020-02-18 05:56:01 +08:00
|
|
|
# RUN: ld.lld -T %s %t.o -o %t 2>&1 | FileCheck --check-prefix=WARN %s --implicit-check-not=warning:
|
2020-02-09 03:07:03 +08:00
|
|
|
# RUN: llvm-readelf -S -l %t | FileCheck %s
|
|
|
|
|
2020-03-04 07:37:12 +08:00
|
|
|
# WARN: warning: address (0x11001) of section .data is not a multiple of alignment (32)
|
|
|
|
# WARN: warning: address (0x11021) of section .bss is not a multiple of alignment (64)
|
2020-02-18 05:56:01 +08:00
|
|
|
|
2020-02-09 03:07:03 +08:00
|
|
|
# CHECK: Name Type Address Off Size ES Flg Lk Inf Al
|
|
|
|
# CHECK-NEXT: NULL 0000000000000000 000000 000000 00 0 0 0
|
|
|
|
# CHECK-NEXT: .text PROGBITS 0000000000001000 001000 000001 00 AX 0 0 4
|
|
|
|
# CHECK-NEXT: .data.rel.ro PROGBITS 0000000000011000 002000 000001 00 WA 0 0 16
|
2020-03-04 07:37:12 +08:00
|
|
|
# CHECK-NEXT: .data PROGBITS 0000000000011001 002001 000020 00 WA 0 0 32
|
|
|
|
# CHECK-NEXT: .bss NOBITS 0000000000011021 002021 000001 00 WA 0 0 64
|
2020-02-09 03:07:03 +08:00
|
|
|
|
|
|
|
# CHECK: Type Offset VirtAddr PhysAddr FileSiz MemSiz Flg Align
|
|
|
|
# CHECK-NEXT: LOAD 0x001000 0x0000000000001000 0x0000000000001000 0x000001 0x000001 R E 0x1000
|
|
|
|
# CHECK-NEXT: LOAD 0x002000 0x0000000000011000 0x0000000000001010 0x000001 0x000001 RW 0x1000
|
2020-03-04 07:37:12 +08:00
|
|
|
# CHECK-NEXT: LOAD 0x002001 0x0000000000011001 0x0000000000001020 0x000020 0x000020 RW 0x1000
|
|
|
|
# CHECK-NEXT: LOAD 0x002021 0x0000000000011021 0x0000000000011021 0x000000 0x000001 RW 0x1000
|
2020-02-09 03:07:03 +08:00
|
|
|
|
|
|
|
MEMORY {
|
|
|
|
ROM : ORIGIN = 0x1000, LENGTH = 1K
|
|
|
|
RAM : ORIGIN = 0x11000, LENGTH = 1K
|
|
|
|
}
|
|
|
|
SECTIONS {
|
|
|
|
.text 0x1000 : { *(.text*) } >ROM
|
|
|
|
## Input section alignment decides output section alignment.
|
|
|
|
.data.rel.ro 0x11000 : { *(.data.rel.ro) } >RAM AT>ROM
|
|
|
|
## ALIGN decides output section alignment.
|
|
|
|
.data . : ALIGN(16) { *(.data*) } >RAM AT>ROM
|
2020-02-09 14:04:06 +08:00
|
|
|
## Start a new PT_LOAD because the LMA region is different from the previous one.
|
2020-02-09 03:07:03 +08:00
|
|
|
.bss . : ALIGN(64) { *(.bss*) } >RAM
|
|
|
|
}
|