2013-05-02 03:50:45 +08:00
|
|
|
// REQUIRES: arm-registered-target
|
2013-09-17 02:07:35 +08:00
|
|
|
// RUN: not %clang_cc1 -triple armv7 -target-feature +neon %s -S -o /dev/null 2>&1 | FileCheck %s
|
2013-05-02 03:50:45 +08:00
|
|
|
|
|
|
|
// rdar://13446483
|
|
|
|
typedef __attribute__((neon_vector_type(2))) long long int64x2_t;
|
|
|
|
typedef struct int64x2x4_t {
|
|
|
|
int64x2_t val[4];
|
|
|
|
} int64x2x4_t;
|
|
|
|
int64x2x4_t t1(const long long a[]) {
|
|
|
|
int64x2x4_t r;
|
|
|
|
__asm__("vldm %[a], { %q[r0], %q[r1], %q[r2], %q[r3] }"
|
2013-06-04 14:10:09 +08:00
|
|
|
: [r0] "=r"(r.val[0]), // expected-warning {{value size does not match register size specified by the constraint and modifier}}
|
|
|
|
[r1] "=r"(r.val[1]), // expected-warning {{value size does not match register size specified by the constraint and modifier}}
|
|
|
|
[r2] "=r"(r.val[2]), // expected-warning {{value size does not match register size specified by the constraint and modifier}}
|
|
|
|
[r3] "=r"(r.val[3]) // expected-warning {{value size does not match register size specified by the constraint and modifier}}
|
2013-05-02 03:50:45 +08:00
|
|
|
: [a] "r"(a));
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
// We should see all four errors, rather than report a fatal error after the first.
|
|
|
|
// CHECK: error: non-trivial scalar-to-vector conversion, possible invalid constraint for vector type
|
|
|
|
// CHECK: error: non-trivial scalar-to-vector conversion, possible invalid constraint for vector type
|
|
|
|
// CHECK: error: non-trivial scalar-to-vector conversion, possible invalid constraint for vector type
|
|
|
|
// CHECK: error: non-trivial scalar-to-vector conversion, possible invalid constraint for vector type
|