maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/ARM/fullfp16-neg.s

190 lines
4.6 KiB
ArmAsm
Raw Normal View History

[ARM] Add ARMv8.2-A FP16 scalar instructions This was originally committed as r255762, but reverted as it broke windows bots. Re-commitiing the exact same patch, as the underlying cause was fixed by r258677. ARMv8.2-A adds 16-bit floating point versions of all existing VFP floating-point instructions. This is an optional extension, so all of these instructions require the FeatureFullFP16 subtarget feature. The assembly for these instructions uses S registers (AArch32 does not have H registers), but the instructions have ".f16" type specifiers rather than ".f32" or ".f64". The top 16 bits of each source register are ignored, and the top 16 bits of the destination register are set to zero. These instructions are mostly the same as the 32- and 64-bit versions, but they use coprocessor 9 rather than 10 and 11. Two new instructions, VMOVX and VINS, have been added to allow packing and extracting two 16-bit floats stored in the top and bottom halves of an S register. New fixup kinds have been added for the PC-relative load and store instructions, but no ELF relocations have been added as they have a range of 512 bytes. Differential Revision: http://reviews.llvm.org/D15038 llvm-svn: 258678
2016-01-25 18:26:26 +08:00
@ RUN: not llvm-mc -triple armv8a-none-eabi -mattr=-fullfp16 -show-encoding < %s 2>&1 | FileCheck %s
@ RUN: not llvm-mc -triple armv8a-none-eabi -mattr=-fullfp16,+thumb-mode -show-encoding < %s 2>&1 | FileCheck %s
vadd.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vsub.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vdiv.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vmul.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vnmul.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vmla.f16 s1, s2, s0
@ CHECK: error: instruction requires:
vmls.f16 s1, s2, s0
@ CHECK: error: instruction requires:
vnmla.f16 s1, s2, s0
@ CHECK: error: instruction requires:
vnmls.f16 s1, s2, s0
@ CHECK: error: instruction requires:
vcmp.f16 s0, s1
@ CHECK: error: instruction requires:
vcmp.f16 s2, #0
@ CHECK: error: instruction requires:
vcmpe.f16 s1, s0
@ CHECK: error: instruction requires:
vcmpe.f16 s0, #0
@ CHECK: error: instruction requires:
vabs.f16 s0, s0
@ CHECK: error: instruction requires:
vneg.f16 s0, s0
@ CHECK: error: instruction requires:
vsqrt.f16 s0, s0
@ CHECK: error: instruction requires:
vcvt.f16.s32 s0, s0
vcvt.f16.u32 s0, s0
vcvt.s32.f16 s0, s0
vcvt.u32.f16 s0, s0
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vcvtr.s32.f16 s0, s1
vcvtr.u32.f16 s0, s1
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vcvt.f16.u32 s0, s0, #20
vcvt.f16.u16 s0, s0, #1
vcvt.f16.s32 s1, s1, #20
vcvt.f16.s16 s17, s17, #1
vcvt.u32.f16 s12, s12, #20
vcvt.u16.f16 s28, s28, #1
vcvt.s32.f16 s1, s1, #20
vcvt.s16.f16 s17, s17, #1
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vcvta.s32.f16 s2, s3
@ CHECK: error: instruction requires:
vcvtn.s32.f16 s6, s23
@ CHECK: error: instruction requires:
vcvtp.s32.f16 s0, s4
@ CHECK: error: instruction requires:
vcvtm.s32.f16 s17, s8
@ CHECK: error: instruction requires:
vcvta.u32.f16 s2, s3
@ CHECK: error: instruction requires:
vcvtn.u32.f16 s6, s23
@ CHECK: error: instruction requires:
vcvtp.u32.f16 s0, s4
@ CHECK: error: instruction requires:
vcvtm.u32.f16 s17, s8
@ CHECK: error: instruction requires:
vselge.f16 s4, s1, s23
@ CHECK: error: instruction requires:
vselgt.f16 s0, s1, s0
@ CHECK: error: instruction requires:
vseleq.f16 s30, s28, s23
@ CHECK: error: instruction requires:
vselvs.f16 s21, s16, s14
@ CHECK: error: instruction requires:
vmaxnm.f16 s5, s12, s0
@ CHECK: error: instruction requires:
vminnm.f16 s0, s0, s12
@ CHECK: error: instruction requires:
vrintz.f16 s3, s24
@ CHECK: error: instruction requires:
vrintr.f16 s0, s9
@ CHECK: error: instruction requires:
vrintx.f16 s10, s14
@ CHECK: error: instruction requires:
vrinta.f16 s12, s1
@ CHECK: error: instruction requires:
vrintn.f16 s12, s1
@ CHECK: error: instruction requires:
vrintp.f16 s12, s1
@ CHECK: error: instruction requires:
vrintm.f16 s12, s1
@ CHECK: error: instruction requires:
vfma.f16 s2, s7, s4
@ CHECK: error: instruction requires:
vfms.f16 s2, s7, s4
@ CHECK: error: instruction requires:
vfnma.f16 s2, s7, s4
@ CHECK: error: instruction requires:
vfnms.f16 s2, s7, s4
@ CHECK: error: instruction requires:
vmovx.f16 s2, s5
vins.f16 s2, s5
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vldr.16 s1, [pc, #6]
vldr.16 s2, [pc, #510]
vldr.16 s3, [pc, #-510]
vldr.16 s4, [r4, #-18]
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vstr.16 s1, [pc, #6]
vstr.16 s2, [pc, #510]
vstr.16 s3, [pc, #-510]
vstr.16 s4, [r4, #-18]
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires:
vmov.f16 s0, #1.0
@ CHECK: error: instruction requires:
vmov.f16 s1, r2
vmov.f16 r3, s4
@ CHECK: error: instruction requires:
@ CHECK: error: instruction requires: