2003-02-23 07:57:48 +08:00
|
|
|
//===- Mem2Reg.cpp - The -mem2reg pass, a wrapper around the Utils lib ----===//
|
2005-04-22 07:48:37 +08:00
|
|
|
//
|
2003-10-21 03:43:21 +08:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-30 04:36:04 +08:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-22 07:48:37 +08:00
|
|
|
//
|
2003-10-21 03:43:21 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
2003-02-23 07:57:48 +08:00
|
|
|
//
|
|
|
|
// This pass is a simple pass wrapper around the PromoteMemToReg function call
|
|
|
|
// exposed by the Utils library.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2016-06-14 11:22:22 +08:00
|
|
|
#include "llvm/Transforms/Utils/Mem2Reg.h"
|
2012-12-04 00:50:05 +08:00
|
|
|
#include "llvm/ADT/Statistic.h"
|
2016-12-19 16:22:17 +08:00
|
|
|
#include "llvm/Analysis/AssumptionCache.h"
|
2017-10-26 08:55:39 +08:00
|
|
|
#include "llvm/IR/BasicBlock.h"
|
2014-01-13 17:26:24 +08:00
|
|
|
#include "llvm/IR/Dominators.h"
|
2013-01-02 19:36:10 +08:00
|
|
|
#include "llvm/IR/Function.h"
|
|
|
|
#include "llvm/IR/Instructions.h"
|
2017-10-26 08:55:39 +08:00
|
|
|
#include "llvm/IR/PassManager.h"
|
|
|
|
#include "llvm/Pass.h"
|
|
|
|
#include "llvm/Support/Casting.h"
|
2018-03-29 01:44:36 +08:00
|
|
|
#include "llvm/Transforms/Utils.h"
|
2012-12-04 00:50:05 +08:00
|
|
|
#include "llvm/Transforms/Utils/PromoteMemToReg.h"
|
2017-10-26 08:55:39 +08:00
|
|
|
#include <vector>
|
|
|
|
|
2004-01-09 14:02:20 +08:00
|
|
|
using namespace llvm;
|
2003-11-12 06:41:34 +08:00
|
|
|
|
2014-04-22 10:55:47 +08:00
|
|
|
#define DEBUG_TYPE "mem2reg"
|
|
|
|
|
2006-12-20 06:17:40 +08:00
|
|
|
STATISTIC(NumPromoted, "Number of alloca's promoted");
|
2003-02-23 07:57:48 +08:00
|
|
|
|
2016-12-19 16:22:17 +08:00
|
|
|
static bool promoteMemoryToRegister(Function &F, DominatorTree &DT,
|
|
|
|
AssumptionCache &AC) {
|
2016-06-14 11:22:22 +08:00
|
|
|
std::vector<AllocaInst *> Allocas;
|
|
|
|
BasicBlock &BB = F.getEntryBlock(); // Get the entry node for the function
|
|
|
|
bool Changed = false;
|
2005-04-22 07:48:37 +08:00
|
|
|
|
2017-10-26 08:55:39 +08:00
|
|
|
while (true) {
|
2003-06-25 22:58:56 +08:00
|
|
|
Allocas.clear();
|
|
|
|
|
|
|
|
// Find allocas that are safe to promote, by looking at all instructions in
|
|
|
|
// the entry node
|
|
|
|
for (BasicBlock::iterator I = BB.begin(), E = --BB.end(); I != E; ++I)
|
2016-06-14 11:22:22 +08:00
|
|
|
if (AllocaInst *AI = dyn_cast<AllocaInst>(I)) // Is it an alloca?
|
2013-08-14 06:51:58 +08:00
|
|
|
if (isAllocaPromotable(AI))
|
2003-06-25 22:58:56 +08:00
|
|
|
Allocas.push_back(AI);
|
|
|
|
|
2016-06-14 11:22:22 +08:00
|
|
|
if (Allocas.empty())
|
|
|
|
break;
|
2003-06-25 22:58:56 +08:00
|
|
|
|
2017-04-10 04:47:14 +08:00
|
|
|
PromoteMemToReg(Allocas, DT, &AC);
|
2003-02-23 07:57:48 +08:00
|
|
|
NumPromoted += Allocas.size();
|
2003-06-25 22:58:56 +08:00
|
|
|
Changed = true;
|
2003-02-23 07:57:48 +08:00
|
|
|
}
|
2003-06-25 22:58:56 +08:00
|
|
|
return Changed;
|
2003-02-23 07:57:48 +08:00
|
|
|
}
|
|
|
|
|
2016-08-09 08:28:15 +08:00
|
|
|
PreservedAnalyses PromotePass::run(Function &F, FunctionAnalysisManager &AM) {
|
2016-06-14 11:22:22 +08:00
|
|
|
auto &DT = AM.getResult<DominatorTreeAnalysis>(F);
|
2016-12-19 16:22:17 +08:00
|
|
|
auto &AC = AM.getResult<AssumptionAnalysis>(F);
|
|
|
|
if (!promoteMemoryToRegister(F, DT, AC))
|
2016-06-14 11:22:22 +08:00
|
|
|
return PreservedAnalyses::all();
|
|
|
|
|
2017-01-15 14:32:49 +08:00
|
|
|
PreservedAnalyses PA;
|
|
|
|
PA.preserveSet<CFGAnalyses>();
|
|
|
|
return PA;
|
2016-06-14 11:22:22 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
namespace {
|
2017-10-26 08:55:39 +08:00
|
|
|
|
2016-06-14 11:22:22 +08:00
|
|
|
struct PromoteLegacyPass : public FunctionPass {
|
2017-10-26 08:55:39 +08:00
|
|
|
// Pass identification, replacement for typeid
|
|
|
|
static char ID;
|
|
|
|
|
2016-06-14 11:22:22 +08:00
|
|
|
PromoteLegacyPass() : FunctionPass(ID) {
|
|
|
|
initializePromoteLegacyPassPass(*PassRegistry::getPassRegistry());
|
|
|
|
}
|
|
|
|
|
|
|
|
// runOnFunction - To run this pass, first we calculate the alloca
|
|
|
|
// instructions that are safe for promotion, then we promote each one.
|
|
|
|
bool runOnFunction(Function &F) override {
|
|
|
|
if (skipFunction(F))
|
|
|
|
return false;
|
|
|
|
|
|
|
|
DominatorTree &DT = getAnalysis<DominatorTreeWrapperPass>().getDomTree();
|
2016-12-19 16:22:17 +08:00
|
|
|
AssumptionCache &AC =
|
|
|
|
getAnalysis<AssumptionCacheTracker>().getAssumptionCache(F);
|
|
|
|
return promoteMemoryToRegister(F, DT, AC);
|
2016-06-14 11:22:22 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
void getAnalysisUsage(AnalysisUsage &AU) const override {
|
2016-12-19 16:22:17 +08:00
|
|
|
AU.addRequired<AssumptionCacheTracker>();
|
2016-06-14 11:22:22 +08:00
|
|
|
AU.addRequired<DominatorTreeWrapperPass>();
|
|
|
|
AU.setPreservesCFG();
|
|
|
|
}
|
2017-10-26 08:55:39 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
} // end anonymous namespace
|
2016-06-14 11:22:22 +08:00
|
|
|
|
|
|
|
char PromoteLegacyPass::ID = 0;
|
2017-10-26 08:55:39 +08:00
|
|
|
|
2016-06-14 11:22:22 +08:00
|
|
|
INITIALIZE_PASS_BEGIN(PromoteLegacyPass, "mem2reg", "Promote Memory to "
|
|
|
|
"Register",
|
|
|
|
false, false)
|
2016-12-19 16:22:17 +08:00
|
|
|
INITIALIZE_PASS_DEPENDENCY(AssumptionCacheTracker)
|
2016-06-14 11:22:22 +08:00
|
|
|
INITIALIZE_PASS_DEPENDENCY(DominatorTreeWrapperPass)
|
|
|
|
INITIALIZE_PASS_END(PromoteLegacyPass, "mem2reg", "Promote Memory to Register",
|
|
|
|
false, false)
|
|
|
|
|
2003-02-23 07:57:48 +08:00
|
|
|
// createPromoteMemoryToRegister - Provide an entry point to create this pass.
|
2005-03-28 10:01:12 +08:00
|
|
|
FunctionPass *llvm::createPromoteMemoryToRegisterPass() {
|
2016-06-14 11:22:22 +08:00
|
|
|
return new PromoteLegacyPass();
|
2003-02-23 07:57:48 +08:00
|
|
|
}
|