maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/sse-align-3.ll

16 lines
397 B
LLVM
Raw Normal View History

test/CodeGen/X86: FileCheck-ize and add explicit -mtriple=x86_64-linux. They are useless to Win64 target. llvm-svn: 127732
2011-03-16 21:52:38 +08:00
; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s
; CHECK-NOT: movapd
; CHECK: movaps
; CHECK-NOT: movaps
; CHECK: movapd
; CHECK-NOT: movap
Implement initial memory alignment awareness for SSE instructions. Vector loads and stores that have a specified alignment of less than 16 bytes now use instructions that support misaligned memory references. llvm-svn: 40015
2007-07-19 04:23:34 +08:00
Add nounwind. llvm-svn: 50837
2008-05-08 06:59:08 +08:00
define void @foo(<4 x float>* %p, <4 x float> %x) nounwind {
Implement initial memory alignment awareness for SSE instructions. Vector loads and stores that have a specified alignment of less than 16 bytes now use instructions that support misaligned memory references. llvm-svn: 40015
2007-07-19 04:23:34 +08:00
store <4 x float> %x, <4 x float>* %p
ret void
}
Add nounwind. llvm-svn: 50837
2008-05-08 06:59:08 +08:00
define void @bar(<2 x double>* %p, <2 x double> %x) nounwind {
Implement initial memory alignment awareness for SSE instructions. Vector loads and stores that have a specified alignment of less than 16 bytes now use instructions that support misaligned memory references. llvm-svn: 40015
2007-07-19 04:23:34 +08:00
store <2 x double> %x, <2 x double>* %p
ret void
}