2017-09-28 21:43:48 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-apple-darwin -verify-machineinstrs | FileCheck %s --check-prefix=CHECK
|
|
|
|
|
|
|
|
define i1 @saddo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: saddo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: addl %esi, %edi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.sadd.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @saddo_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: saddo_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: addq %rsi, %rdi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.sadd.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @uaddo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: uaddo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: addl %esi, %edi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setae %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @uaddo_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: uaddo_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: addq %rsi, %rdi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setae %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.uadd.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @ssubo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: ssubo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: cmpl %esi, %edi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.ssub.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @ssub_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: ssub_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: cmpq %rsi, %rdi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.ssub.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @usubo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: usubo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: cmpl %esi, %edi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setae %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @usubo_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: usubo_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: cmpq %rsi, %rdi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setae %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @smulo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: smulo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: imull %esi, %edi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @smulo_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: smulo_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: imulq %rsi, %rdi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @umulo_not_i32(i32 %v1, i32 %v2) {
|
|
|
|
; CHECK-LABEL: umulo_not_i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
|
|
; CHECK-NEXT: mull %esi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i32, i1} @llvm.umul.with.overflow.i32(i32 %v1, i32 %v2)
|
|
|
|
%obit = extractvalue {i32, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define i1 @umulo_not_i64(i64 %v1, i64 %v2) {
|
|
|
|
; CHECK-LABEL: umulo_not_i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: ## %bb.0: ## %entry
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
|
|
; CHECK-NEXT: mulq %rsi
|
2017-09-29 21:53:44 +08:00
|
|
|
; CHECK-NEXT: setno %al
|
2017-09-28 21:43:48 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%t = call {i64, i1} @llvm.umul.with.overflow.i64(i64 %v1, i64 %v2)
|
|
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
|
|
%ret = xor i1 %obit, true
|
|
|
|
ret i1 %ret
|
|
|
|
}
|
|
|
|
|
|
|
|
declare {i32, i1} @llvm.sadd.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.sadd.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
declare {i32, i1} @llvm.uadd.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.uadd.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
declare {i32, i1} @llvm.ssub.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.ssub.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
declare {i32, i1} @llvm.smul.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.smul.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
declare {i32, i1} @llvm.umul.with.overflow.i32(i32, i32) nounwind readnone
|
|
|
|
declare {i64, i1} @llvm.umul.with.overflow.i64(i64, i64) nounwind readnone
|
|
|
|
|