maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/tls-windows-itanium.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

31 lines
1.2 KiB
LLVM
Raw Normal View History

X86: enable TLS on Windows itanium Windows itanium is nearly identical to windows-msvc (MS ABI for C, itanium for C++). Enable the TLS support for the target similar to the MSVC model. llvm-svn: 271797
2016-06-05 02:27:22 +08:00
; RUN: llc -mtriple i686-windows-itanium -filetype asm -o - %s | FileCheck %s -check-prefix CHECK-ASM
[llvm-readobj] Change -long-option to --long-option in tests. NFC We use both -long-option and --long-option in tests. Switch to --long-option for consistency. In the "llvm-readelf" mode, -long-option is discouraged as it conflicts with grouped short options and it is not accepted by GNU readelf. While updating the tests, change llvm-readobj -s to llvm-readobj -S to reduce confusion ("s" is --section-headers in llvm-readobj but --symbols in llvm-readelf). llvm-svn: 359649
2019-05-01 13:27:20 +08:00
; RUN: llc -mtriple i686-windows-itanium -filetype obj -o - %s | llvm-readobj -r - | FileCheck %s -check-prefix CHECK-OBJ
X86: enable TLS on Windows itanium Windows itanium is nearly identical to windows-msvc (MS ABI for C, itanium for C++). Enable the TLS support for the target similar to the MSVC model. llvm-svn: 271797
2016-06-05 02:27:22 +08:00
@get_count_incremented.count = internal thread_local unnamed_addr global i32 0, align 4
define i32 @get_count_incremented() {
entry:
%0 = load i32, i32* @get_count_incremented.count, align 4
%inc = add i32 %0, 1
store i32 %inc, i32* @get_count_incremented.count, align 4
ret i32 %inc
}
; CHECK-ASM-LABEL: _get_count_incremented:
; CHECK-ASM: movl __tls_index, %eax
; CHECK-ASM: movl %fs:__tls_array, %ecx
; CHECK-ASM: movl (%ecx,%eax,4), %ecx
; CHECK-ASM: _get_count_incremented.count@SECREL32(%ecx), %eax
; CHECK-ASM: incl %eax
; CHECK-ASM: movl %eax, _get_count_incremented.count@SECREL32(%ecx)
; CHECK-ASM: retl
; CHECK-OBJ: Relocations [
; CHECK-OBJ: Section ({{[0-9]+}}) .text {
; CHECK-OBJ: 0x1 IMAGE_REL_I386_DIR32 __tls_index
; CHECK-OBJ: 0x8 IMAGE_REL_I386_DIR32 __tls_array
; CHECK-OBJ: 0x11 IMAGE_REL_I386_SECREL _get_count_incremented.count
; CHECK-OBJ: 0x18 IMAGE_REL_I386_SECREL _get_count_incremented.count
; CHECK-OBJ: }
; CHECK-OBJ: ]