2016-03-30 00:11:29 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by update_test_checks.py
|
2016-06-29 22:51:10 +08:00
|
|
|
; RUN: llc -mtriple=i386-apple-darwin9 -mcpu=yonah < %s | FileCheck %s
|
2008-08-22 05:00:15 +08:00
|
|
|
|
2010-04-02 02:19:11 +08:00
|
|
|
define fastcc void @t1() nounwind {
|
2013-07-14 14:24:09 +08:00
|
|
|
; CHECK-LABEL: t1:
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK: ## BB#0: ## %entry
|
2016-04-07 08:05:49 +08:00
|
|
|
; CHECK-NEXT: subl $16, %esp
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK-NEXT: pushl $188
|
2016-03-31 07:38:01 +08:00
|
|
|
; CHECK-NEXT: pushl $0
|
|
|
|
; CHECK-NEXT: pushl $0
|
2016-06-29 22:51:10 +08:00
|
|
|
; CHECK-NEXT: calll _memset
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK-NEXT: addl $16, %esp
|
2016-03-30 00:11:29 +08:00
|
|
|
;
|
|
|
|
entry:
|
2015-11-19 13:56:52 +08:00
|
|
|
call void @llvm.memset.p0i8.i32(i8* null, i8 0, i32 188, i32 1, i1 false)
|
2010-04-01 14:04:33 +08:00
|
|
|
unreachable
|
2008-08-22 05:00:15 +08:00
|
|
|
}
|
2010-04-02 02:19:11 +08:00
|
|
|
|
|
|
|
define fastcc void @t2(i8 signext %c) nounwind {
|
2013-07-14 14:24:09 +08:00
|
|
|
; CHECK-LABEL: t2:
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK: ## BB#0: ## %entry
|
|
|
|
; CHECK-NEXT: subl $12, %esp
|
2016-03-30 00:11:29 +08:00
|
|
|
; CHECK-NEXT: movl %ecx, {{[0-9]+}}(%esp)
|
|
|
|
; CHECK-NEXT: movl $76, {{[0-9]+}}(%esp)
|
2016-06-29 22:51:10 +08:00
|
|
|
; CHECK-NEXT: calll _memset
|
2016-03-30 00:11:29 +08:00
|
|
|
;
|
|
|
|
entry:
|
2015-11-19 13:56:52 +08:00
|
|
|
call void @llvm.memset.p0i8.i32(i8* undef, i8 %c, i32 76, i32 1, i1 false)
|
2010-04-02 02:19:11 +08:00
|
|
|
unreachable
|
|
|
|
}
|
Lower the i8 extension in memset to a multiply instead of a potentially long series of shifts and ors.
We could implement a DAGCombine to turn x * 0x0101 back into logic operations
on targets that doesn't support the multiply or it is slow (p4) if someone cares
enough.
Example code:
void test(char *s, int a) {
__builtin_memset(s, a, 4);
}
before:
_test: ## @test
movzbl 8(%esp), %eax
movl %eax, %ecx
shll $8, %ecx
orl %eax, %ecx
movl %ecx, %eax
shll $16, %eax
orl %ecx, %eax
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
after:
_test: ## @test
movzbl 8(%esp), %eax
imull $16843009, %eax, %eax ## imm = 0x1010101
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
llvm-svn: 122707
2011-01-03 03:44:58 +08:00
|
|
|
|
2015-11-19 13:56:52 +08:00
|
|
|
declare void @llvm.memset.p0i8.i32(i8* nocapture, i8, i32, i32, i1) nounwind
|
Lower the i8 extension in memset to a multiply instead of a potentially long series of shifts and ors.
We could implement a DAGCombine to turn x * 0x0101 back into logic operations
on targets that doesn't support the multiply or it is slow (p4) if someone cares
enough.
Example code:
void test(char *s, int a) {
__builtin_memset(s, a, 4);
}
before:
_test: ## @test
movzbl 8(%esp), %eax
movl %eax, %ecx
shll $8, %ecx
orl %eax, %ecx
movl %ecx, %eax
shll $16, %eax
orl %ecx, %eax
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
after:
_test: ## @test
movzbl 8(%esp), %eax
imull $16843009, %eax, %eax ## imm = 0x1010101
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
llvm-svn: 122707
2011-01-03 03:44:58 +08:00
|
|
|
|
|
|
|
define void @t3(i8* nocapture %s, i8 %a) nounwind {
|
2016-03-30 00:11:29 +08:00
|
|
|
; CHECK-LABEL: t3:
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK: ## BB#0: ## %entry
|
|
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-03-30 00:11:29 +08:00
|
|
|
; CHECK-NEXT: movzbl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; CHECK-NEXT: imull $16843009, %ecx, %ecx ## imm = 0x1010101
|
|
|
|
; CHECK-NEXT: movl %ecx, 4(%eax)
|
|
|
|
; CHECK-NEXT: movl %ecx, (%eax)
|
|
|
|
; CHECK-NEXT: retl
|
|
|
|
;
|
Lower the i8 extension in memset to a multiply instead of a potentially long series of shifts and ors.
We could implement a DAGCombine to turn x * 0x0101 back into logic operations
on targets that doesn't support the multiply or it is slow (p4) if someone cares
enough.
Example code:
void test(char *s, int a) {
__builtin_memset(s, a, 4);
}
before:
_test: ## @test
movzbl 8(%esp), %eax
movl %eax, %ecx
shll $8, %ecx
orl %eax, %ecx
movl %ecx, %eax
shll $16, %eax
orl %ecx, %eax
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
after:
_test: ## @test
movzbl 8(%esp), %eax
imull $16843009, %eax, %eax ## imm = 0x1010101
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
llvm-svn: 122707
2011-01-03 03:44:58 +08:00
|
|
|
entry:
|
2015-11-19 13:56:52 +08:00
|
|
|
tail call void @llvm.memset.p0i8.i32(i8* %s, i8 %a, i32 8, i32 1, i1 false)
|
Lower the i8 extension in memset to a multiply instead of a potentially long series of shifts and ors.
We could implement a DAGCombine to turn x * 0x0101 back into logic operations
on targets that doesn't support the multiply or it is slow (p4) if someone cares
enough.
Example code:
void test(char *s, int a) {
__builtin_memset(s, a, 4);
}
before:
_test: ## @test
movzbl 8(%esp), %eax
movl %eax, %ecx
shll $8, %ecx
orl %eax, %ecx
movl %ecx, %eax
shll $16, %eax
orl %ecx, %eax
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
after:
_test: ## @test
movzbl 8(%esp), %eax
imull $16843009, %eax, %eax ## imm = 0x1010101
movl 4(%esp), %ecx
movl %eax, 4(%ecx)
movl %eax, (%ecx)
ret
llvm-svn: 122707
2011-01-03 03:44:58 +08:00
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2011-01-03 03:57:05 +08:00
|
|
|
define void @t4(i8* nocapture %s, i8 %a) nounwind {
|
2016-03-30 00:11:29 +08:00
|
|
|
; CHECK-LABEL: t4:
|
2016-04-06 01:12:19 +08:00
|
|
|
; CHECK: ## BB#0: ## %entry
|
|
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-03-30 00:11:29 +08:00
|
|
|
; CHECK-NEXT: movzbl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; CHECK-NEXT: imull $16843009, %ecx, %ecx ## imm = 0x1010101
|
|
|
|
; CHECK-NEXT: movl %ecx, 8(%eax)
|
|
|
|
; CHECK-NEXT: movl %ecx, 4(%eax)
|
|
|
|
; CHECK-NEXT: movl %ecx, (%eax)
|
|
|
|
; CHECK-NEXT: movw %cx, 12(%eax)
|
|
|
|
; CHECK-NEXT: movb %cl, 14(%eax)
|
|
|
|
; CHECK-NEXT: retl
|
|
|
|
;
|
2011-01-03 03:57:05 +08:00
|
|
|
entry:
|
2015-11-19 13:56:52 +08:00
|
|
|
tail call void @llvm.memset.p0i8.i32(i8* %s, i8 %a, i32 15, i32 1, i1 false)
|
2011-01-03 03:57:05 +08:00
|
|
|
ret void
|
|
|
|
}
|