2007-06-06 15:42:06 +08:00
|
|
|
//===- Mips.td - Describe the Mips Target Machine ---------------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by Bruno Cardoso Lopes and is distributed under the
|
|
|
|
// University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-08-18 10:18:07 +08:00
|
|
|
// This is the top level entry point for the Mips target.
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-06-06 15:42:06 +08:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-08-18 10:18:07 +08:00
|
|
|
// Target-independent interfaces
|
2007-06-06 15:42:06 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
include "../Target.td"
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-08-18 10:18:07 +08:00
|
|
|
// Descriptions
|
2007-06-06 15:42:06 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
include "MipsRegisterInfo.td"
|
2007-08-18 10:18:07 +08:00
|
|
|
include "MipsSchedule.td"
|
2007-06-06 15:42:06 +08:00
|
|
|
include "MipsInstrInfo.td"
|
2007-08-18 10:18:07 +08:00
|
|
|
include "MipsCallingConv.td"
|
2007-06-06 15:42:06 +08:00
|
|
|
|
|
|
|
def MipsInstrInfo : InstrInfo {
|
|
|
|
let TSFlagsFields = [];
|
|
|
|
let TSFlagsShifts = [];
|
|
|
|
}
|
2007-08-18 10:18:07 +08:00
|
|
|
|
2007-06-06 15:42:06 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
2007-08-18 10:18:07 +08:00
|
|
|
// CPU Directives //
|
2007-06-06 15:42:06 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2007-08-18 10:18:07 +08:00
|
|
|
def FeatureMipsIII : SubtargetFeature<"mips3", "IsMipsIII", "true",
|
|
|
|
"MipsIII ISA Support">;
|
2007-06-06 15:42:06 +08:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Mips processors supported.
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2007-08-18 10:18:07 +08:00
|
|
|
def : Processor<"generic", MipsGenericItineraries, []>;
|
|
|
|
//def : Processor<"r4000", MipsR4000Itineraries, [FeatureMipsIII]>;
|
2007-06-06 15:42:06 +08:00
|
|
|
|
|
|
|
def Mips : Target {
|
|
|
|
let InstructionSet = MipsInstrInfo;
|
|
|
|
}
|
2007-08-18 10:18:07 +08:00
|
|
|
|