llvm-project/llvm/test/CodeGen/X86/widen_conv-1.ll

; RUN: llc < %s -march=x86 -mattr=+sse4.2 | FileCheck %s
; CHECK: paddd

; truncate v2i64 to v2i32

define void @convert(<2 x i32>* %dst.addr, <2 x i64> %src) nounwind {
entry:
	%val = trunc <2 x i64> %src to <2 x i32>
	%add = add <2 x i32> %val, < i32 1, i32 1 >
	store <2 x i32> %add, <2 x i32>* %dst.addr
	ret void
}
Update tests to use sse4.2 instead of sse42. llvm-svn: 189145 2013-08-24 04:46:35 +08:00			`; RUN: llc < %s -march=x86 -mattr=+sse4.2 \| FileCheck %s`
[SDAG] Introduce a combined set to the DAG combiner which tracks nodes which have successfully round-tripped through the combine phase, and use this to ensure all operands to DAG nodes are visited by the combiner, even if they are only added during the combine phase. This is critical to have the combiner reach nodes that are introduced during combining. Previously these would sometimes be visited and sometimes not be visited based on whether they happened to end up on the worklist or not. Now we always run them through the combiner. This fixes quite a few bad codegen test cases lurking in the suite while also being more principled. Among these, the TLS codegeneration is particularly exciting for programs that have this in the critical path like TSan-instrumented binaries (although I think they engineer to use a different TLS that is faster anyways). I've tried to check for compile-time regressions here by running llc over a merged (but not LTO-ed) clang bitcode file and observed at most a 3% slowdown in llc. Given that this is essentially a worst case (none of opt or clang are running at this phase) I think this is tolerable. The actual LTO case should be even less costly, and the cost in normal compilation should be negligible. With this combining logic, it is possible to re-legalize as we combine which is necessary to implement PSHUFB formation on x86 as a post-legalize DAG combine (my ultimate goal). Differential Revision: http://reviews.llvm.org/D4638 llvm-svn: 213898 2014-07-25 06:15:28 +08:00			`; CHECK: paddd`
Added some basic test cases for r61209 llvm-svn: 61210 2008-12-19 04:05:58 +08:00
			`; truncate v2i64 to v2i32`

			`define void @convert(<2 x i32>* %dst.addr, <2 x i64> %src) nounwind {`
			`entry:`
			`%val = trunc <2 x i64> %src to <2 x i32>`
			`%add = add <2 x i32> %val, < i32 1, i32 1 >`
			`store <2 x i32> %add, <2 x i32>* %dst.addr`
			`ret void`
			`}`