maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/Transforms/InstCombine/icmp-mul-zext.ll

83 lines
2.9 KiB
LLVM
Raw Normal View History

[InstCombine] Don't violate dominance when replacing instructions. Differential Revision: https://reviews.llvm.org/D35376 llvm-svn: 308144
2017-07-17 02:56:30 +08:00
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
Fix invalid cast in instcombine UMul/ZExt idiom Fixes https://bugs.llvm.org/show_bug.cgi?id=25454 Do not assume IRBuilder creates Instruction where it can create Value. Do not assume idiom operands are constant, leave generalisation ot the IRBuilder. Differential Revision: https://reviews.llvm.org/D35114 llvm-svn: 307554
2017-07-11 00:51:40 +08:00
; RUN: opt < %s -instcombine -S | FileCheck %s
define i32 @sterix(i32, i8, i64) {
[InstCombine] Don't violate dominance when replacing instructions. Differential Revision: https://reviews.llvm.org/D35376 llvm-svn: 308144
2017-07-17 02:56:30 +08:00
; CHECK-LABEL: @sterix(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[CONV:%.*]] = zext i32 [[TMP0:%.*]] to i64
; CHECK-NEXT: [[CONV1:%.*]] = sext i8 [[TMP1:%.*]] to i32
; CHECK-NEXT: [[MUL:%.*]] = mul i32 [[CONV1]], 1945964878
; CHECK-NEXT: [[SH_PROM:%.*]] = trunc i64 [[TMP2:%.*]] to i32
; CHECK-NEXT: [[SHR:%.*]] = lshr i32 [[MUL]], [[SH_PROM]]
; CHECK-NEXT: [[CONV2:%.*]] = zext i32 [[SHR]] to i64
; CHECK-NEXT: [[MUL3:%.*]] = mul nuw nsw i64 [[CONV]], [[CONV2]]
; CHECK-NEXT: [[CONV6:%.*]] = and i64 [[MUL3]], 4294967295
; CHECK-NEXT: [[TOBOOL:%.*]] = icmp eq i64 [[CONV6]], [[MUL3]]
; CHECK-NEXT: br i1 [[TOBOOL]], label [[LOR_RHS:%.*]], label [[LOR_END:%.*]]
; CHECK: lor.rhs:
; CHECK-NEXT: [[AND:%.*]] = and i64 [[MUL3]], [[TMP2]]
; CHECK-NEXT: [[CONV4:%.*]] = trunc i64 [[AND]] to i32
; CHECK-NEXT: [[TOBOOL7:%.*]] = icmp eq i32 [[CONV4]], 0
; CHECK-NEXT: [[PHITMP:%.*]] = zext i1 [[TOBOOL7]] to i32
; CHECK-NEXT: br label [[LOR_END]]
; CHECK: lor.end:
; CHECK-NEXT: [[TMP3:%.*]] = phi i32 [ 1, [[ENTRY:%.*]] ], [ [[PHITMP]], [[LOR_RHS]] ]
; CHECK-NEXT: ret i32 [[TMP3]]
;
Fix invalid cast in instcombine UMul/ZExt idiom Fixes https://bugs.llvm.org/show_bug.cgi?id=25454 Do not assume IRBuilder creates Instruction where it can create Value. Do not assume idiom operands are constant, leave generalisation ot the IRBuilder. Differential Revision: https://reviews.llvm.org/D35114 llvm-svn: 307554
2017-07-11 00:51:40 +08:00
entry:
%conv = zext i32 %0 to i64
%conv1 = sext i8 %1 to i32
%mul = mul i32 %conv1, 1945964878
%sh_prom = trunc i64 %2 to i32
%shr = lshr i32 %mul, %sh_prom
%conv2 = zext i32 %shr to i64
%mul3 = mul nuw nsw i64 %conv, %conv2
%conv6 = and i64 %mul3, 4294967295
%tobool = icmp ne i64 %conv6, %mul3
br i1 %tobool, label %lor.end, label %lor.rhs
lor.rhs:
%and = and i64 %2, %mul3
%conv4 = trunc i64 %and to i32
%tobool7 = icmp ne i32 %conv4, 0
%lnot = xor i1 %tobool7, true
br label %lor.end
lor.end:
%3 = phi i1 [ true, %entry ], [ %lnot, %lor.rhs ]
%conv8 = zext i1 %3 to i32
ret i32 %conv8
}
[InstCombine] move related tests into the same file; NFC llvm-svn: 323882
2018-01-31 23:47:59 +08:00
; https://bugs.llvm.org/show_bug.cgi?id=33765
@glob = external global i16
define void @PR33765(i8 %beth) {
; CHECK-LABEL: @PR33765(
[InstCombine] don't try to evaluate instructions with >1 use (revert r324014) This example causes a compile-time explosion: define i16 @foo(i16 %in) { %x = zext i16 %in to i32 %a1 = mul i32 %x, %x %a2 = mul i32 %a1, %a1 %a3 = mul i32 %a2, %a2 %a4 = mul i32 %a3, %a3 %a5 = mul i32 %a4, %a4 %a6 = mul i32 %a5, %a5 %a7 = mul i32 %a6, %a6 %a8 = mul i32 %a7, %a7 %a9 = mul i32 %a8, %a8 %a10 = mul i32 %a9, %a9 %a11 = mul i32 %a10, %a10 %a12 = mul i32 %a11, %a11 %a13 = mul i32 %a12, %a12 %a14 = mul i32 %a13, %a13 %a15 = mul i32 %a14, %a14 %a16 = mul i32 %a15, %a15 %a17 = mul i32 %a16, %a16 %a18 = mul i32 %a17, %a17 %a19 = mul i32 %a18, %a18 %a20 = mul i32 %a19, %a19 %a21 = mul i32 %a20, %a20 %a22 = mul i32 %a21, %a21 %a23 = mul i32 %a22, %a22 %a24 = mul i32 %a23, %a23 %T = trunc i32 %a24 to i16 ret i16 %T } llvm-svn: 324276
2018-02-06 05:50:32 +08:00
; CHECK-NEXT: [[CONV:%.*]] = zext i8 [[BETH:%.*]] to i32
[InstCombine] move related tests into the same file; NFC llvm-svn: 323882
2018-01-31 23:47:59 +08:00
; CHECK-NEXT: br i1 false, label [[IF_THEN9:%.*]], label [[IF_THEN9]]
; CHECK: if.then9:
[InstCombine] don't try to evaluate instructions with >1 use (revert r324014) This example causes a compile-time explosion: define i16 @foo(i16 %in) { %x = zext i16 %in to i32 %a1 = mul i32 %x, %x %a2 = mul i32 %a1, %a1 %a3 = mul i32 %a2, %a2 %a4 = mul i32 %a3, %a3 %a5 = mul i32 %a4, %a4 %a6 = mul i32 %a5, %a5 %a7 = mul i32 %a6, %a6 %a8 = mul i32 %a7, %a7 %a9 = mul i32 %a8, %a8 %a10 = mul i32 %a9, %a9 %a11 = mul i32 %a10, %a10 %a12 = mul i32 %a11, %a11 %a13 = mul i32 %a12, %a12 %a14 = mul i32 %a13, %a13 %a15 = mul i32 %a14, %a14 %a16 = mul i32 %a15, %a15 %a17 = mul i32 %a16, %a16 %a18 = mul i32 %a17, %a17 %a19 = mul i32 %a18, %a18 %a20 = mul i32 %a19, %a19 %a21 = mul i32 %a20, %a20 %a22 = mul i32 %a21, %a21 %a23 = mul i32 %a22, %a22 %a24 = mul i32 %a23, %a23 %T = trunc i32 %a24 to i16 ret i16 %T } llvm-svn: 324276
2018-02-06 05:50:32 +08:00
; CHECK-NEXT: [[MUL:%.*]] = mul nuw nsw i32 [[CONV]], [[CONV]]
[InstCombine] move related tests into the same file; NFC llvm-svn: 323882
2018-01-31 23:47:59 +08:00
; CHECK-NEXT: [[TINKY:%.*]] = load i16, i16* @glob, align 2
[InstCombine] don't try to evaluate instructions with >1 use (revert r324014) This example causes a compile-time explosion: define i16 @foo(i16 %in) { %x = zext i16 %in to i32 %a1 = mul i32 %x, %x %a2 = mul i32 %a1, %a1 %a3 = mul i32 %a2, %a2 %a4 = mul i32 %a3, %a3 %a5 = mul i32 %a4, %a4 %a6 = mul i32 %a5, %a5 %a7 = mul i32 %a6, %a6 %a8 = mul i32 %a7, %a7 %a9 = mul i32 %a8, %a8 %a10 = mul i32 %a9, %a9 %a11 = mul i32 %a10, %a10 %a12 = mul i32 %a11, %a11 %a13 = mul i32 %a12, %a12 %a14 = mul i32 %a13, %a13 %a15 = mul i32 %a14, %a14 %a16 = mul i32 %a15, %a15 %a17 = mul i32 %a16, %a16 %a18 = mul i32 %a17, %a17 %a19 = mul i32 %a18, %a18 %a20 = mul i32 %a19, %a19 %a21 = mul i32 %a20, %a20 %a22 = mul i32 %a21, %a21 %a23 = mul i32 %a22, %a22 %a24 = mul i32 %a23, %a23 %T = trunc i32 %a24 to i16 ret i16 %T } llvm-svn: 324276
2018-02-06 05:50:32 +08:00
; CHECK-NEXT: [[TMP1:%.*]] = trunc i32 [[MUL]] to i16
; CHECK-NEXT: [[CONV14:%.*]] = and i16 [[TINKY]], [[TMP1]]
[InstCombine] move related tests into the same file; NFC llvm-svn: 323882
2018-01-31 23:47:59 +08:00
; CHECK-NEXT: store i16 [[CONV14]], i16* @glob, align 2
; CHECK-NEXT: ret void
;
%conv = zext i8 %beth to i32
%mul = mul nuw nsw i32 %conv, %conv
%conv3 = and i32 %mul, 255
%tobool8 = icmp ne i32 %mul, %conv3
br i1 %tobool8, label %if.then9, label %if.then9
if.then9:
%tinky = load i16, i16* @glob
%conv13 = sext i16 %tinky to i32
%and = and i32 %mul, %conv13
%conv14 = trunc i32 %and to i16
store i16 %conv14, i16* @glob
ret void
}