2016-09-14 05:55:41 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
; RUN: llc < %s -mtriple=i386-unknown | FileCheck %s --check-prefix=X32
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown | FileCheck %s --check-prefix=X64
|
|
|
|
|
|
|
|
define void @test_1024(i1024* %a, i1024* %b, i1024* %out) nounwind {
|
|
|
|
; X32-LABEL: test_1024:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: pushl %ebp
|
|
|
|
; X32-NEXT: movl %esp, %ebp
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: andl $-8, %esp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: subl $2632, %esp # imm = 0xA48
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl 8(%ebp), %eax
|
|
|
|
; X32-NEXT: movl 64(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 68(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 72(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 76(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 80(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 84(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 88(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 92(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 96(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 100(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 104(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 108(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 112(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 116(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 120(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 124(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl (%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 4(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 8(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 12(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 16(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 20(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 24(%eax), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl 28(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 32(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 36(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 40(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 44(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 48(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 52(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 56(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 60(%eax), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 12(%ebp), %eax
|
|
|
|
; X32-NEXT: movl 48(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 52(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 56(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 60(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 32(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 36(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 40(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 44(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 16(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 20(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 24(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 28(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 8(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 12(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 112(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 116(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 120(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 124(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 96(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 100(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 104(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 108(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 80(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 84(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 88(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 92(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 64(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 68(%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 72(%eax), %edi
|
|
|
|
; X32-NEXT: movl 76(%eax), %esi
|
|
|
|
; X32-NEXT: movl (%eax), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl 4(%eax), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edx
|
|
|
|
; X32-NEXT: pushl %ecx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl %esi, %ebx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ecx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl %ebx, %esi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2017-10-03 06:01:37 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl %ebx, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, %ebx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %esi, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %ebx
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl %esi
|
|
|
|
; X32-NEXT: pushl %edi
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %edi, %ecx
|
|
|
|
; X32-NEXT: movl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %edx, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl %ebx, %edi
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: leal {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl $0
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl {{[0-9]+}}(%esp) # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: pushl %eax
|
|
|
|
; X32-NEXT: calll __multi3
|
|
|
|
; X32-NEXT: addl $32, %esp
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %eax, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %eax, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl %ecx, %esi
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %eax, %ebx
|
|
|
|
; X32-NEXT: addl %edi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %ecx, %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %edx, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %edx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %ebx, %eax
|
|
|
|
; X32-NEXT: adcl %edi, %ecx
|
|
|
|
; X32-NEXT: setb %dl
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movzbl %dl, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %esi, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %esi, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %edi, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %edi, %esi
|
|
|
|
; X32-NEXT: addl %eax, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %edi, %edx
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl %edx, %esi
|
|
|
|
; X32-NEXT: adcl %edi, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %esi, %eax
|
|
|
|
; X32-NEXT: adcl %ecx, %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: addl %eax, %esi
|
|
|
|
; X32-NEXT: adcl %edi, %edx
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movzbl %al, %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %edx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %edi, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ebx, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %esi, %eax
|
|
|
|
; X32-NEXT: movl %eax, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %edx, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %edi, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: addl %ebx, %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %ebx, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ebx, %eax
|
|
|
|
; X32-NEXT: movl %eax, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl %esi, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %edx, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %edi, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %ebx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %edx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edi
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edi, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %esi, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %ecx
|
|
|
|
; X32-NEXT: adcl %esi, %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: addl %edx, %esi
|
|
|
|
; X32-NEXT: adcl %ecx, %edi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movzbl %al, %ebx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %edi, %eax
|
|
|
|
; X32-NEXT: movl %eax, %edi
|
|
|
|
; X32-NEXT: adcl %ebx, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl %edi, %eax
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl %edi, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %eax, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl %ebx, %edi
|
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: setb %dl
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movzbl %dl, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl %eax, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %eax, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl %eax, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %ebx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %edi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %edx, %ecx
|
|
|
|
; X32-NEXT: adcl %esi, %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl %edi, %esi
|
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movzbl %al, %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %edi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl %ebx, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %ecx, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %edi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl %edi, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %edx, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %esi, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edi, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %ebx, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: addl %edx, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: movl %ebx, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: addl %ecx, %esi
|
|
|
|
; X32-NEXT: adcl %edx, %edi
|
|
|
|
; X32-NEXT: setb %cl
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movzbl %cl, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: addl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: adcl %edi, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl %esi, %eax
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %ecx, %edi
|
|
|
|
; X32-NEXT: adcl %eax, %esi
|
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl %eax, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %esi, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %edx, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %esi, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl %eax, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %ecx, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edi, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ebx, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
|
|
|
; X32-NEXT: movl %edi, %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %edi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: addl %eax, %esi
|
|
|
|
; X32-NEXT: adcl %edx, %edi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: addl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: adcl %edi, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %edx, %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %edi, %edx
|
|
|
|
; X32-NEXT: adcl %ebx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: addl %edx, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl %edx, %edi
|
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ecx, %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %esi, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %dl
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %dl, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %eax, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %ecx, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl %ecx, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %ecx, %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ebx, %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl %edx, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl %esi, %edi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: setb %al
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: addl %edx, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %esi, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, %edx
|
|
|
|
; X32-NEXT: adcl %ebx, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: setb {{[0-9]+}}(%esp) # 1-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: addl %eax, %esi
|
|
|
|
; X32-NEXT: adcl %ecx, %edx
|
|
|
|
; X32-NEXT: setb %al
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: addl %esi, %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %edx, %edi
|
|
|
|
; X32-NEXT: movl %ebx, %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax # 1-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl %eax, {{[0-9]+}}(%esp) # 4-byte Folded Spill
|
|
|
|
; X32-NEXT: adcl $0, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl $0, %ecx
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl $0, %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %eax, %edx
|
|
|
|
; X32-NEXT: adcl %ecx, %esi
|
|
|
|
; X32-NEXT: setb %al
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: addl %edx, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl %esi, %ebx
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %ecx, %esi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: adcl $0, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl $0, %ebx
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl $0, %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: addl %edx, %ebx
|
|
|
|
; X32-NEXT: adcl %ecx, %eax
|
|
|
|
; X32-NEXT: setb %cl
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ebx
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movzbl %cl, %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
|
|
; X32-NEXT: adcl $0, %edx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl %ebx, %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl %eax, %ebx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl %edx, %edi
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: addl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ecx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edx, {{[0-9]+}}(%esp) # 4-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %esi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %esi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %esi # 4-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %edi, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %edi # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %edi # 4-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %ebx, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %ebx # 4-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
|
|
|
; X32-NEXT: adcl {{[0-9]+}}(%esp), %eax # 4-byte Folded Reload
|
|
|
|
; X32-NEXT: movl %eax, {{[0-9]+}}(%esp) # 4-byte Spill
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl 16(%ebp), %edx
|
|
|
|
; X32-NEXT: movl %ecx, 4(%edx)
|
|
|
|
; X32-NEXT: movl %eax, (%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 8(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 12(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 16(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 20(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 24(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 28(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 32(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 36(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 40(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 44(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 48(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 52(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 56(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 60(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 64(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 68(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 72(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 76(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 80(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 84(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 88(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 92(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 96(%edx)
|
|
|
|
; X32-NEXT: movl %esi, 100(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 104(%edx)
|
|
|
|
; X32-NEXT: movl %edi, 108(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 112(%edx)
|
|
|
|
; X32-NEXT: movl %ebx, 116(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 120(%edx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax # 4-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X32-NEXT: movl %eax, 124(%edx)
|
2016-09-14 05:55:41 +08:00
|
|
|
; X32-NEXT: leal -12(%ebp), %esp
|
|
|
|
; X32-NEXT: popl %esi
|
|
|
|
; X32-NEXT: popl %edi
|
|
|
|
; X32-NEXT: popl %ebx
|
|
|
|
; X32-NEXT: popl %ebp
|
|
|
|
; X32-NEXT: retl
|
|
|
|
;
|
|
|
|
; X64-LABEL: test_1024:
|
|
|
|
; X64: # BB#0:
|
|
|
|
; X64-NEXT: pushq %rbp
|
|
|
|
; X64-NEXT: pushq %r15
|
|
|
|
; X64-NEXT: pushq %r14
|
|
|
|
; X64-NEXT: pushq %r13
|
|
|
|
; X64-NEXT: pushq %r12
|
|
|
|
; X64-NEXT: pushq %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: subq $352, %rsp # imm = 0x160
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rdx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq 48(%rdi), %r9
|
|
|
|
; X64-NEXT: movq %r9, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq 40(%rdi), %rbp
|
|
|
|
; X64-NEXT: movq %rbp, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq 32(%rdi), %rax
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r10
|
|
|
|
; X64-NEXT: xorl %r8d, %r8d
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %rdi, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
|
|
|
; X64-NEXT: movq %rbx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rdi, %rbp
|
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movzbl %bl, %ebx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbp
|
|
|
|
; X64-NEXT: adcq %rdx, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %r8
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rdx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rcx, %r12
|
|
|
|
; X64-NEXT: movq %rcx, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %rdi, %r9
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rdi, (%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rbp, %r12
|
|
|
|
; X64-NEXT: movq %r12, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rbx, %rax
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq (%rsi), %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: xorl %ebp, %ebp
|
|
|
|
; X64-NEXT: mulq %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 8(%rsi), %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: mulq %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: xorl %r11d, %r11d
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r15
|
|
|
|
; X64-NEXT: addq %rcx, %r15
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: setb %bl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %ebx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rbx
|
|
|
|
; X64-NEXT: movq 16(%rsi), %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rsi, %r13
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rsi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r14
|
|
|
|
; X64-NEXT: addq %rax, %r14
|
|
|
|
; X64-NEXT: movq %rcx, %r11
|
|
|
|
; X64-NEXT: adcq %rdx, %r11
|
|
|
|
; X64-NEXT: addq %rbp, %r14
|
|
|
|
; X64-NEXT: adcq %rbx, %r11
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
|
|
|
; X64-NEXT: movq %r8, %rbp
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r8, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: adcq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq (%r10), %rax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: xorl %r8d, %r8d
|
|
|
|
; X64-NEXT: mulq %r8
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2016-11-16 09:07:12 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq 32(%r13), %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: xorl %r8d, %r8d
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r13
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r13, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rsi, %rax
|
|
|
|
; X64-NEXT: adcq %rdx, %rax
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r9
|
|
|
|
; X64-NEXT: movq %rdi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %r15, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r14, %r12
|
|
|
|
; X64-NEXT: movq %r12, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r11, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rdi
|
|
|
|
; X64-NEXT: movq 8(%r10), %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r10, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %rax, %r11
|
|
|
|
; X64-NEXT: addq %rsi, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: addq %rbx, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rbp
|
|
|
|
; X64-NEXT: movq %rsi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %bl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %ebx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq 16(%r10), %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rcx, %r8
|
|
|
|
; X64-NEXT: addq %rax, %r8
|
|
|
|
; X64-NEXT: movq %rsi, %r10
|
|
|
|
; X64-NEXT: adcq %rdx, %r10
|
|
|
|
; X64-NEXT: addq %rbp, %r8
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
|
|
|
; X64-NEXT: adcq %rbx, %r10
|
|
|
|
; X64-NEXT: movq %rcx, %rdx
|
|
|
|
; X64-NEXT: movq %rcx, %r12
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %r8
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: adcq %r11, %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r15, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rax, %r14
|
|
|
|
; X64-NEXT: movq %r14, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rax, %rcx
|
|
|
|
; X64-NEXT: adcq %r10, %rdi
|
|
|
|
; X64-NEXT: movq %rdi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 40(%rsi), %rax
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: xorl %r14d, %r14d
|
|
|
|
; X64-NEXT: mulq %r14
|
|
|
|
; X64-NEXT: movq %rax, %rdi
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r9, %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r13, %rdi
|
|
|
|
; X64-NEXT: adcq %r9, %rbp
|
|
|
|
; X64-NEXT: setb %bl
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %r11d
|
|
|
|
; X64-NEXT: adcq %rdx, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 48(%rsi), %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r14
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r13, %rbx
|
|
|
|
; X64-NEXT: addq %rax, %rbx
|
|
|
|
; X64-NEXT: movq %r9, %rsi
|
|
|
|
; X64-NEXT: adcq %rdx, %rsi
|
|
|
|
; X64-NEXT: addq %rbp, %rbx
|
|
|
|
; X64-NEXT: adcq %r11, %rsi
|
|
|
|
; X64-NEXT: movq %r13, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: addq %r13, %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r12, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdi, %r8
|
|
|
|
; X64-NEXT: movq %r8, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rbx, %rcx
|
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rsi, %r10
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %r10, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r13, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq (%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r9, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r13, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rdi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rbx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rbx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rsi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 56(%rax), %r11
|
|
|
|
; X64-NEXT: movq %r11, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %rsi, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: addq %rbx, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rbp, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %cl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %cl, %ecx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r15 # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r12 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r12 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq %rax, %r15
|
|
|
|
; X64-NEXT: adcq %rdx, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rcx, %r10
|
|
|
|
; X64-NEXT: mulq %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rbp, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r13
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rsi
|
|
|
|
; X64-NEXT: addq %rcx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %r13
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r13 # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %rsi
|
|
|
|
; X64-NEXT: adcq %r8, %r13
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %r15
|
|
|
|
; X64-NEXT: adcq $0, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r10, %rbx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r10, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r11 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %rdi, %r9
|
|
|
|
; X64-NEXT: mulq %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rcx, %rbp
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 24(%rax), %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rbx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rcx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbp, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %dil
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %dil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r14, %rbp
|
|
|
|
; X64-NEXT: movq (%rsp), %rbx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r9, %rbx
|
|
|
|
; X64-NEXT: addq %rax, %rbp
|
|
|
|
; X64-NEXT: adcq %rdx, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rsi, %r10
|
|
|
|
; X64-NEXT: movq %r10, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %r13, %r8
|
|
|
|
; X64-NEXT: movq %r8, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbx
|
|
|
|
; X64-NEXT: addq %r15, %rbp
|
|
|
|
; X64-NEXT: adcq %r12, %rbx
|
|
|
|
; X64-NEXT: setb %r15b
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r11
|
|
|
|
; X64-NEXT: movq %rax, %r13
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r12 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r12, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r11, %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r11
|
|
|
|
; X64-NEXT: addq %rdi, %r11
|
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
|
|
|
; X64-NEXT: setb %sil
|
|
|
|
; X64-NEXT: movq %r12, %rax
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %r8, %r12
|
|
|
|
; X64-NEXT: addq %rcx, %rax
|
|
|
|
; X64-NEXT: movzbl %sil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r14, %rcx
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r9, %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %r14
|
|
|
|
; X64-NEXT: addq %rbp, %r13
|
|
|
|
; X64-NEXT: adcq %rbx, %r11
|
|
|
|
; X64-NEXT: movzbl %r15b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rcx
|
|
|
|
; X64-NEXT: adcq $0, %r14
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r13 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %r13, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r11 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r11, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r14, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r14
|
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 24(%rax), %rcx
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rcx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rsi, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rbx, %rbp
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r9
|
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbp, %r15
|
|
|
|
; X64-NEXT: adcq %rsi, %rbx
|
|
|
|
; X64-NEXT: setb %sil
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: mulq %r9
|
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movzbl %sil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r10 # 8-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r10 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq %rax, %r8
|
|
|
|
; X64-NEXT: adcq %rdx, %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rcx, %r11
|
|
|
|
; X64-NEXT: mulq %r9
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rbp, %rdi
|
|
|
|
; X64-NEXT: setb %cl
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
|
|
|
; X64-NEXT: movq %rsi, %rbp
|
|
|
|
; X64-NEXT: mulq %r9
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %rdi, %rbx
|
|
|
|
; X64-NEXT: movzbl %cl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rsi
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %rbx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq %r14, %rbx
|
|
|
|
; X64-NEXT: adcq %r15, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %r8
|
|
|
|
; X64-NEXT: adcq $0, %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: movq %rbp, %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r15
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %rbp
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbp
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq $0, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
|
|
|
; X64-NEXT: mulq %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq %rbp, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %dil
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %r14, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %dil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r13 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r13, %rdi
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r14, %rbp
|
|
|
|
; X64-NEXT: addq %rax, %rdi
|
|
|
|
; X64-NEXT: adcq %rdx, %rbp
|
|
|
|
; X64-NEXT: addq %rbx, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r9, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %r11
|
|
|
|
; X64-NEXT: movq %r11, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %rdi
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
|
|
|
; X64-NEXT: addq %r8, %rdi
|
|
|
|
; X64-NEXT: adcq %r10, %rbp
|
|
|
|
; X64-NEXT: setb %r9b
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r11
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %r10, %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: mulq %r12
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbx, %r15
|
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
|
|
|
; X64-NEXT: mulq %r12
|
|
|
|
; X64-NEXT: addq %rcx, %rax
|
|
|
|
; X64-NEXT: movzbl %bl, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r10 # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r10, %rcx
|
|
|
|
; X64-NEXT: addq %r13, %rcx
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbx, %rsi
|
|
|
|
; X64-NEXT: movq %rbx, %r12
|
|
|
|
; X64-NEXT: adcq %r14, %rsi
|
|
|
|
; X64-NEXT: addq %rax, %rcx
|
|
|
|
; X64-NEXT: adcq %rdx, %rsi
|
|
|
|
; X64-NEXT: addq %rdi, %r11
|
|
|
|
; X64-NEXT: adcq %rbp, %r15
|
|
|
|
; X64-NEXT: movzbl %r9b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rcx
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r11 # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r11 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %r11, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r15, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rsi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq $0, -{{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, -{{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, {{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, -{{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %r14
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r8, %rbp
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r8, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rcx
|
|
|
|
; X64-NEXT: addq %rsi, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: addq %rcx, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rbx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %cl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r15
|
|
|
|
; X64-NEXT: addq %rsi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %cl, %ecx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
|
|
|
; X64-NEXT: movq %r10, %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r9 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r12, %r10
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r10 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %r10
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %sil
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r15
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %sil, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %r15
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rbx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r14, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r8, %r15
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq $0, %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r14
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r12
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %rdi, %r8
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %r14, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 56(%rax), %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r14
|
|
|
|
; X64-NEXT: addq %rcx, %r14
|
|
|
|
; X64-NEXT: adcq %rbp, %rsi
|
|
|
|
; X64-NEXT: setb %cl
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdi, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %cl, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r11 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r11, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r13 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r13, %rsi
|
|
|
|
; X64-NEXT: addq %rax, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbx, %r12
|
|
|
|
; X64-NEXT: adcq %r15, %r14
|
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %rcx
|
|
|
|
; X64-NEXT: adcq %r10, %rsi
|
|
|
|
; X64-NEXT: setb {{[0-9]+}}(%rsp) # 1-byte Folded Spill
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdx, %r9
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r10 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r10, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdx, %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %r15
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: movq %r8, %rdi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r8, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: mulq %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r9
|
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: addq %rbx, %r8
|
|
|
|
; X64-NEXT: adcq %r15, %r9
|
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movq %r10, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: addq %r9, %rax
|
|
|
|
; X64-NEXT: movzbl %bl, %edi
|
|
|
|
; X64-NEXT: adcq %rdi, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r15 # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r11, %r15
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r13, %rbp
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdx # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %rcx, %rdx
|
|
|
|
; X64-NEXT: adcq %rsi, %r8
|
|
|
|
; X64-NEXT: movzbl {{[0-9]+}}(%rsp), %eax # 1-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %rax, %r15
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rbp # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %rax, {{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %rax, {{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r12 # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r12, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r14, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %rdx
|
|
|
|
; X64-NEXT: adcq $0, %r8
|
|
|
|
; X64-NEXT: adcq $0, %r15
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r8, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r15 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rbp # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: setb -{{[0-9]+}}(%rsp) # 1-byte Folded Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rdx, %r11
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rsi, %r10
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %r11, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbx, %r12
|
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rsi, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq %rax, %r8
|
|
|
|
; X64-NEXT: adcq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rcx, %r14
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %r11, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rdi
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rcx, %r13
|
|
|
|
; X64-NEXT: mulq %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
|
|
|
; X64-NEXT: setb %bl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r9
|
|
|
|
; X64-NEXT: movq %rdx, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
|
|
|
; X64-NEXT: addq %rcx, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %r11
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r11 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %r12, %r11
|
|
|
|
; X64-NEXT: adcq $0, %r8
|
|
|
|
; X64-NEXT: movq %r8, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %r14
|
|
|
|
; X64-NEXT: movq %r14, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r13, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r8
|
|
|
|
; X64-NEXT: movq %rax, %r12
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
|
|
|
; X64-NEXT: movq %rsi, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %r10
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rcx
|
|
|
|
; X64-NEXT: addq %r8, %rcx
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r13, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r13 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r13
|
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
|
|
|
; X64-NEXT: addq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: adcq %rsi, %rbx
|
|
|
|
; X64-NEXT: setb %cl
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %r13
|
|
|
|
; X64-NEXT: movq %r13, %r9
|
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movzbl %cl, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r13 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r13, %rsi
|
|
|
|
; X64-NEXT: movq (%rsp), %rcx # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r14, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %r12
|
|
|
|
; X64-NEXT: adcq %r11, %r8
|
|
|
|
; X64-NEXT: movq %r8, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rsi, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rcx, (%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: setb -{{[0-9]+}}(%rsp) # 1-byte Folded Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbx, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r8, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
|
|
|
; X64-NEXT: addq %rcx, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
|
|
|
; X64-NEXT: movq %rbx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r9
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r10
|
|
|
|
; X64-NEXT: addq %rdi, %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %bl
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %r8, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r9
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %bl, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r13, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r14, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rsi
|
|
|
|
; X64-NEXT: adcq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq (%rsp), %r10 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movzbl -{{[0-9]+}}(%rsp), %eax # 1-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %rax, %rsi
|
|
|
|
; X64-NEXT: adcq $0, %rcx
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r10 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %rax, {{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %rax, -{{[0-9]+}}(%rsp) # 8-byte Folded Spill
|
|
|
|
; X64-NEXT: adcq %r15, %r12
|
|
|
|
; X64-NEXT: movq %r12, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rbp, %r11
|
|
|
|
; X64-NEXT: movq %r11, (%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movzbl -{{[0-9]+}}(%rsp), %eax # 1-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %rax, %r14
|
|
|
|
; X64-NEXT: movq %r14, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %r10
|
|
|
|
; X64-NEXT: movq %r10, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rsi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 64(%rcx), %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %r13
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq 72(%rcx), %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rsi, %rcx
|
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: addq %rbx, %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rbp, %rsi
|
|
|
|
; X64-NEXT: setb %bl
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rcx
|
|
|
|
; X64-NEXT: movq %rcx, %r10
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rcx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rdi
|
|
|
|
; X64-NEXT: movzbl %bl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: xorl %edx, %edx
|
|
|
|
; X64-NEXT: mulq %rdx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r12 # 8-byte Reload
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: addq %rax, %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r15 # 8-byte Reload
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rdi, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %r15
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r11, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %r11, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: mulq %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r11
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r9 # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rsi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rdi
|
|
|
|
; X64-NEXT: addq %r11, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rcx, %r11
|
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rax
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %sil
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %sil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rbx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %r14
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r13, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %r8, %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 80(%rbp), %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdx, %r8
|
|
|
|
; X64-NEXT: movq %rax, %r13
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r8, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
|
|
|
; X64-NEXT: movq 88(%rbp), %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: addq %rcx, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %r11b
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %rsi
|
|
|
|
; X64-NEXT: addq %rbp, %rsi
|
|
|
|
; X64-NEXT: movzbl %r11b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rcx
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: xorl %edx, %edx
|
|
|
|
; X64-NEXT: mulq %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rax, %r9
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: addq %rax, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rbp
|
|
|
|
; X64-NEXT: adcq %rcx, %rax
|
|
|
|
; X64-NEXT: addq %rbx, %r13
|
|
|
|
; X64-NEXT: movq %r13, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %r14, %r8
|
|
|
|
; X64-NEXT: movq %r8, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r12, %rbp
|
|
|
|
; X64-NEXT: movq %rbp, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %r15, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r11
|
|
|
|
; X64-NEXT: setb %r14b
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdx, %r15
|
|
|
|
; X64-NEXT: movq %rax, %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r15, %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: addq %rbx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %sil
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: mulq %r10
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %sil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rsi
|
|
|
|
; X64-NEXT: adcq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r8, %r12
|
|
|
|
; X64-NEXT: movq %r12, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %r11, %rbx
|
|
|
|
; X64-NEXT: movq %rbx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movzbl %r14b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rsi, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: imulq %rax, %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r14
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rax, %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r10, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %rbp, %rdi
|
|
|
|
; X64-NEXT: addq %rdx, %rdi
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r11 # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r11, %rsi
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r9
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %rcx, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rdx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r8, %r9
|
|
|
|
; X64-NEXT: adcq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: movq %rcx, %rax
|
|
|
|
; X64-NEXT: movq %rcx, %rdi
|
|
|
|
; X64-NEXT: mulq %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r11, %rax
|
|
|
|
; X64-NEXT: mulq %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rbp
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %r15
|
|
|
|
; X64-NEXT: addq %rbx, %r15
|
|
|
|
; X64-NEXT: adcq %rsi, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %cl
|
|
|
|
; X64-NEXT: movq %r11, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r13
|
|
|
|
; X64-NEXT: addq %rdi, %r13
|
|
|
|
; X64-NEXT: movzbl %cl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %r12
|
|
|
|
; X64-NEXT: addq %r9, %r13
|
|
|
|
; X64-NEXT: adcq %r8, %r12
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdx # 8-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq 120(%rdx), %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r10 # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r10, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq 112(%rdx), %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq %r10, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r11
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r8, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rdx, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq 96(%rbp), %rdi
|
|
|
|
; X64-NEXT: movq 104(%rbp), %rbx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: imulq %rbx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: mulq %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r9
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %rdi, %rax
|
|
|
|
; X64-NEXT: addq %rdx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r11, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rsi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r10
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r14
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rax
|
|
|
|
; X64-NEXT: mulq %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rcx, %rbp
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbp, %rdi
|
|
|
|
; X64-NEXT: adcq %rsi, %rcx
|
|
|
|
; X64-NEXT: setb %sil
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rax
|
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %sil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
|
|
|
; X64-NEXT: addq %r9, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %r11, %rdx
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %r15, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r13, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %r12, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %r14 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r14, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rax # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 80(%rsi), %rdi
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r8
|
|
|
|
; X64-NEXT: movq 88(%rsi), %rax
|
|
|
|
; X64-NEXT: movq %rsi, %r9
|
|
|
|
; X64-NEXT: movq %rax, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
|
|
|
; X64-NEXT: movq %rcx, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r8, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: movq %rdi, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r15 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r14
|
|
|
|
; X64-NEXT: addq %rbx, %r14
|
|
|
|
; X64-NEXT: adcq %rbp, %rcx
|
|
|
|
; X64-NEXT: setb %r8b
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
|
|
|
; X64-NEXT: movzbl %r8b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rbp
|
|
|
|
; X64-NEXT: movq %rdi, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: xorl %ecx, %ecx
|
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rax, %rsi
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r12 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r12, %rsi
|
|
|
|
; X64-NEXT: movq %rdx, %r10
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r8 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r8, %r10
|
|
|
|
; X64-NEXT: addq %rbx, %rsi
|
|
|
|
; X64-NEXT: adcq %rbp, %r10
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq 64(%r9), %r13
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r13, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: movq 72(%r9), %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbp
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r13, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %rbp, %rcx
|
|
|
|
; X64-NEXT: setb %r11b
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: movq %r9, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r15
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
|
|
|
; X64-NEXT: movq %rax, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbp
|
|
|
|
; X64-NEXT: movzbl %r11b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r13, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: xorl %ecx, %ecx
|
|
|
|
; X64-NEXT: mulq %rcx
|
|
|
|
; X64-NEXT: movq %rdx, %r11
|
|
|
|
; X64-NEXT: movq %rax, %r15
|
|
|
|
; X64-NEXT: movq %r12, %rcx
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: addq %rax, %rcx
|
|
|
|
; X64-NEXT: adcq %rdx, %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rbp, %rcx
|
|
|
|
; X64-NEXT: adcq %rbx, %r8
|
|
|
|
; X64-NEXT: addq -{{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rcx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %r14, %r8
|
|
|
|
; X64-NEXT: movq %r8, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq $0, %rsi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %r10
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r13, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %r13, %rax
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r12
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rdi
|
|
|
|
; X64-NEXT: movq %rdi, %r8
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rcx, %rbp
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rdi
|
|
|
|
; X64-NEXT: movq %r13, %rax
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rbx # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rbx
|
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: addq %rbp, %rax
|
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
|
|
|
; X64-NEXT: setb %dil
|
|
|
|
; X64-NEXT: movq %r9, %rax
|
|
|
|
; X64-NEXT: mulq %rbx
|
|
|
|
; X64-NEXT: addq %rcx, %rax
|
|
|
|
; X64-NEXT: movzbl %dil, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
|
|
|
; X64-NEXT: addq %r14, %r15
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r13 # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq %r13, %r11
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rax, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdx, %r11
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r12 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %r12, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rbp # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rbp, {{[0-9]+}}(%rsp) # 8-byte Spill
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %r15
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %r11
|
|
|
|
; X64-NEXT: addq %rsi, %r15
|
|
|
|
; X64-NEXT: adcq %r10, %r11
|
|
|
|
; X64-NEXT: setb %r10b
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
|
|
|
; X64-NEXT: movq %rax, %r9
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
|
|
|
; X64-NEXT: movq %r8, %r12
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rbx
|
|
|
|
; X64-NEXT: adcq $0, %rdi
|
|
|
|
; X64-NEXT: movq %rsi, %rax
|
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %rbx, %rax
|
|
|
|
; X64-NEXT: movq %rax, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %rdi, %rcx
|
|
|
|
; X64-NEXT: setb %r8b
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: mulq %rsi
|
|
|
|
; X64-NEXT: movq %rsi, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %r8b, %ecx
|
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r14, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq %r13, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rax, %rsi
|
|
|
|
; X64-NEXT: adcq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r15, %r9
|
|
|
|
; X64-NEXT: movq %r9, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: adcq %r11, %rbx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rbx, {{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movzbl %r10b, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rsi, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: movq 96(%rbp), %rcx
|
|
|
|
; X64-NEXT: imulq %rcx, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rcx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %r12, %rsi
|
2017-10-03 06:01:37 +08:00
|
|
|
; X64-NEXT: mulq %r12
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %r9
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rdx
|
|
|
|
; X64-NEXT: movq 104(%rbp), %r8
|
|
|
|
; X64-NEXT: imulq %r8, %rsi
|
|
|
|
; X64-NEXT: addq %rdx, %rsi
|
|
|
|
; X64-NEXT: movq %rsi, %r11
|
|
|
|
; X64-NEXT: movq 112(%rbp), %rax
|
|
|
|
; X64-NEXT: movq %rbp, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %rsi
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %rbp, %rsi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %rbx
|
|
|
|
; X64-NEXT: movq %rax, %r10
|
|
|
|
; X64-NEXT: addq %rsi, %rdx
|
|
|
|
; X64-NEXT: movq 120(%rdi), %rdi
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: imulq %rbx, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rdx, %rdi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %r9, %r10
|
|
|
|
; X64-NEXT: adcq %r11, %rdi
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rbx, %rsi
|
|
|
|
; X64-NEXT: mulq %rcx
|
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
|
|
|
; X64-NEXT: movq %rax, {{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %rbp, %rax
|
|
|
|
; X64-NEXT: movq %rbp, %r9
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: mulq %rcx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rbx, %rbp
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq $0, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rsi, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r12
|
|
|
|
; X64-NEXT: addq %rbp, %r12
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: setb %cl
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %r9, %rax
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: mulq %r8
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %rbx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %rbp
|
|
|
|
; X64-NEXT: addq %rsi, %rbp
|
|
|
|
; X64-NEXT: movzbl %cl, %eax
|
|
|
|
; X64-NEXT: adcq %rax, %rbx
|
|
|
|
; X64-NEXT: addq %r10, %rbp
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rdi, %rbx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %rax, %rsi
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r13
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rax, %r8
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: addq %rsi, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r11 # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r11, %rcx
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq %rdx, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rcx, %r9
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r15 # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r15, %rcx
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %r14 # 8-byte Reload
|
|
|
|
; X64-NEXT: mulq %r14
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rax, %r10
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq %rcx, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax # 8-byte Reload
|
|
|
|
; X64-NEXT: imulq %r14, %rax
|
|
|
|
; X64-NEXT: addq %rdx, %rax
|
|
|
|
; X64-NEXT: addq %r8, %r10
|
|
|
|
; X64-NEXT: adcq %r9, %rax
|
|
|
|
; X64-NEXT: movq %rax, -{{[0-9]+}}(%rsp) # 8-byte Spill
|
|
|
|
; X64-NEXT: movq %r14, %rax
|
|
|
|
; X64-NEXT: mulq %r13
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %r8
|
|
|
|
; X64-NEXT: movq %r15, %rax
|
|
|
|
; X64-NEXT: mulq %r13
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq %rdx, %r9
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, %rcx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq %rdi, %rcx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq $0, %r9
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %r14, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: mulq %r11
|
|
|
|
; X64-NEXT: movq %rdx, %rdi
|
|
|
|
; X64-NEXT: movq %rax, %rsi
|
|
|
|
; X64-NEXT: addq %rcx, %rsi
|
|
|
|
; X64-NEXT: adcq %r9, %rdi
|
|
|
|
; X64-NEXT: setb %cl
|
|
|
|
; X64-NEXT: movq %r15, %rax
|
|
|
|
; X64-NEXT: mulq %r11
|
|
|
|
; X64-NEXT: addq %rdi, %rax
|
|
|
|
; X64-NEXT: movzbl %cl, %ecx
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq %rcx, %rdx
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq %r10, %rax
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq %r12, %rsi
|
|
|
|
; X64-NEXT: adcq %rbp, %rax
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq %rbx, %rdx
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rax # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbp # 8-byte Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rbp # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rbx # 8-byte Reload
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rbx # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rax # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: addq {{[0-9]+}}(%rsp), %rcx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq %rcx, %r9
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rdi # 8-byte Folded Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq %rdi, %r10
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rbp # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq (%rsp), %rbx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %r8 # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq -{{[0-9]+}}(%rsp), %rsi # 8-byte Folded Reload
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rax # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: adcq {{[0-9]+}}(%rsp), %rdx # 8-byte Folded Reload
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rcx # 8-byte Reload
|
2017-05-20 02:20:44 +08:00
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, (%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 8(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 16(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 24(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 32(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 40(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 48(%rcx)
|
|
|
|
; X64-NEXT: movq {{[0-9]+}}(%rsp), %rdi # 8-byte Reload
|
|
|
|
; X64-NEXT: movq %rdi, 56(%rcx)
|
|
|
|
; X64-NEXT: movq %r9, 64(%rcx)
|
|
|
|
; X64-NEXT: movq %r10, 72(%rcx)
|
|
|
|
; X64-NEXT: movq %rbp, 80(%rcx)
|
|
|
|
; X64-NEXT: movq %rbx, 88(%rcx)
|
|
|
|
; X64-NEXT: movq %r8, 96(%rcx)
|
|
|
|
; X64-NEXT: movq %rsi, 104(%rcx)
|
2016-11-16 02:29:24 +08:00
|
|
|
; X64-NEXT: movq %rax, 112(%rcx)
|
|
|
|
; X64-NEXT: movq %rdx, 120(%rcx)
|
[DAGCombine] (uaddo X, (addcarry Y, 0, Carry)) -> (addcarry X, Y, Carry)
Summary: This is a common pattern that arise when legalizing large integers operations. Only do it when Y + 1 cannot overflow as this would change the carry behavior of uaddo .
Reviewers: jyknight, nemanjai, mkuper, spatel, RKSimon, zvi, bkramer
Subscribers: llvm-commits
Differential Revision: https://reviews.llvm.org/D32687
llvm-svn: 301922
2017-05-02 22:15:48 +08:00
|
|
|
; X64-NEXT: addq $352, %rsp # imm = 0x160
|
2016-09-14 05:55:41 +08:00
|
|
|
; X64-NEXT: popq %rbx
|
|
|
|
; X64-NEXT: popq %r12
|
|
|
|
; X64-NEXT: popq %r13
|
|
|
|
; X64-NEXT: popq %r14
|
|
|
|
; X64-NEXT: popq %r15
|
|
|
|
; X64-NEXT: popq %rbp
|
|
|
|
; X64-NEXT: retq
|
|
|
|
%av = load i1024, i1024* %a
|
|
|
|
%bv = load i1024, i1024* %b
|
|
|
|
%r = mul i1024 %av, %bv
|
|
|
|
store i1024 %r, i1024* %out
|
|
|
|
ret void
|
|
|
|
}
|