maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/avx512-fsel.ll

56 lines
1.7 KiB
LLVM
Raw Normal View History

AVX-512: Added a test for -O0 mode. NFC. llvm-svn: 281246
2016-09-13 03:03:21 +08:00
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -O0 -mattr=+avx512f < %s | FileCheck %s
target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.11.0"
define i32 @test(float %a, float %b) {
; CHECK-LABEL: test:
; CHECK: ## BB#0:
; CHECK-NEXT: pushq %rax
MCStreamer: Use "cfi" for CFI related temp labels. Choosing a "cfi" name makes the intend a bit clearer in an assembly dump and more importantly the assembly dumps are slightly more stable as the numbers don't move around anymore when unrelated code calls createTempSymbol() more or less often. As they are temp labels the name doesn't influence the generated object code. Differential Revision: https://reviews.llvm.org/D27244 llvm-svn: 288290
2016-12-01 07:48:26 +08:00
; CHECK-NEXT: Lcfi0:
AVX-512: Added a test for -O0 mode. NFC. llvm-svn: 281246
2016-09-13 03:03:21 +08:00
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: movb $1, %al
; CHECK-NEXT: vucomiss %xmm1, %xmm0
; CHECK-NEXT: setnp %cl
; CHECK-NEXT: sete %dl
; CHECK-NEXT: setp %sil
; CHECK-NEXT: setne %dil
; CHECK-NEXT: andb %cl, %dl
[X86,AVX-512] Use INSERT_SUBREG instead of SUBREG_TO_REG when the input is not the output of an instruction. SUBREG_TO_REG is supposed to indicate that the super register has been zeroed, but we can't prove that if we don't know where it came from. llvm-svn: 281885
2016-09-19 10:53:43 +08:00
; CHECK-NEXT: ## implicit-def: %R8D
AVX-512: Added a test for -O0 mode. NFC. llvm-svn: 281246
2016-09-13 03:03:21 +08:00
; CHECK-NEXT: movb %dl, %r8b
; CHECK-NEXT: andl $1, %r8d
; CHECK-NEXT: kmovw %r8d, %k0
; CHECK-NEXT: orb %sil, %dil
[X86,AVX-512] Use INSERT_SUBREG instead of SUBREG_TO_REG when the input is not the output of an instruction. SUBREG_TO_REG is supposed to indicate that the super register has been zeroed, but we can't prove that if we don't know where it came from. llvm-svn: 281885
2016-09-19 10:53:43 +08:00
; CHECK-NEXT: ## implicit-def: %R8D
AVX-512: Added a test for -O0 mode. NFC. llvm-svn: 281246
2016-09-13 03:03:21 +08:00
; CHECK-NEXT: movb %dil, %r8b
; CHECK-NEXT: andl $1, %r8d
; CHECK-NEXT: kmovw %r8d, %k1
[X86][FastISel] Use a COPY from K register to a GPR instead of a K operation The KORTEST was introduced due to a bug where a TEST instruction used a K register. but, turns out that the opposite case of KORTEST using a GPR is now happening The change removes the KORTEST flow and adds a COPY instruction from the K reg to a GPR. Differential Revision: https://reviews.llvm.org/D24953 llvm-svn: 282580
2016-09-28 19:22:17 +08:00
; CHECK-NEXT: kmovw %k1, %ecx
; CHECK-NEXT: testb $1, %cl
AVX-512: Added a test for -O0 mode. NFC. llvm-svn: 281246
2016-09-13 03:03:21 +08:00
; CHECK-NEXT: movb %al, {{[0-9]+}}(%rsp) ## 1-byte Spill
; CHECK-NEXT: kmovw %k0, {{[0-9]+}}(%rsp) ## 2-byte Spill
; CHECK-NEXT: jne LBB0_1
; CHECK-NEXT: jmp LBB0_2
; CHECK-NEXT: LBB0_1: ## %L_0
; CHECK-NEXT: callq ___assert_rtn
; CHECK-NEXT: LBB0_2: ## %L_1
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: popq %rcx
; CHECK-NEXT: retq
%x10 = fcmp oeq float %a, %b
%x11 = xor i1 %x10, true
br i1 %x11, label %L_0, label %L_1
L_0: ; preds = %2
call void @__assert_rtn()
unreachable
; No predecessors!
L_1: ; preds = %2
ret i32 0
}
; Function Attrs: noreturn
declare void @__assert_rtn()