2021-01-14 22:33:16 +08:00
; REQUIRES: aarch64-registered-target
; RUN: llvm-as < %s | llvm-dis | FileCheck %s
; Make sure some AArch64 intrinsics have the expected attributes.
2021-01-19 01:18:58 +08:00
; CHECK: declare i64 @llvm.aarch64.ldxr.p0i64(i64*) [[NOFREE_NOUNWIND_WILLRETURN:#[0-9]+]]
2021-01-14 22:33:16 +08:00
declare i64 @llvm.aarch64.ldxr.p0i64 ( i64 * )
2021-01-19 01:18:58 +08:00
; CHECK: declare i32 @llvm.aarch64.stxp(i64, i64, i32*) [[NOFREE_NOUNWIND_WILLRETURN]]
2021-01-14 22:33:16 +08:00
declare i32 @llvm.aarch64.stxp ( i64 , i64 , i32 * )
2021-01-19 01:18:58 +08:00
; CHECK: declare i32 @llvm.aarch64.dsb(i32) [[NOFREE_NOUNWIND_WILLRETURN]]
2021-01-14 22:33:16 +08:00
declare i32 @llvm.aarch64.dsb ( i32 )
2021-01-19 01:18:58 +08:00
; CHECK: declare i64 @llvm.aarch64.neon.sqdmulls.scalar(i32, i32) [[NOFREE_NOSYNC_NOUNWIND_READNONE_WILLRETURN:#[0-9]+]]
2021-01-14 22:33:16 +08:00
declare i64 @llvm.aarch64.neon.sqdmulls.scalar ( i32 , i32 )
2021-01-19 01:18:58 +08:00
; CHECK: declare <4 x i32> @llvm.aarch64.neon.shadd.v4i32(<4 x i32>, <4 x i32>) [[NOFREE_NOSYNC_NOUNWIND_READNONE_WILLRETURN]]
2021-01-14 22:33:16 +08:00
declare < 4 x i32 > @llvm.aarch64.neon.shadd.v4i32 ( < 4 x i32 > , < 4 x i32 > )
2021-01-19 01:18:58 +08:00
; CHECK: declare <vscale x 4 x i32> @llvm.aarch64.sve.dup.nxv4i32(<vscale x 4 x i32>, <vscale x 4 x i1>, i32) [[NOFREE_NOSYNC_NOUNWIND_READNONE_WILLRETURN]]
2021-01-14 22:33:16 +08:00
declare < v s c a l e x 4 x i32 > @llvm.aarch64.sve.dup.nxv4i32 ( < v s c a l e x 4 x i32 > , < v s c a l e x 4 x i1 > , i32 )
2021-01-19 01:18:58 +08:00
; CHECK: attributes [[NOFREE_NOUNWIND_WILLRETURN]] = { nofree nounwind willreturn }
; CHECK: attributes [[NOFREE_NOSYNC_NOUNWIND_READNONE_WILLRETURN]] = { nofree nosync nounwind readnone willreturn }