maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/Mips/micromips-pseudo-mtlohi-exp...

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

64 lines
2.9 KiB
LLVM
Raw Normal View History

[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=mipsel-linux-gnu -mcpu=mips32r2 -mattr=+micromips -asm-show-inst < %s |\
; RUN: FileCheck %s -check-prefixes=MMR2
; RUN: llc -mtriple=mipsel-linux-gnu -mcpu=mips32r2 -mattr=+dsp,+micromips -asm-show-inst < %s |\
; RUN: FileCheck %s -check-prefixes=MMR2-DSP
define i64 @test(i32 signext %a, i32 signext %b) {
; MMR2-LABEL: test:
; MMR2: # %bb.0: # %entry
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: li16 $2, 0 # <MCInst #{{[0-9]+}} LI16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
; MMR2-NEXT: # <MCOperand Imm:0>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: li16 $3, 1 # <MCInst #{{[0-9]+}} LI16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
; MMR2-NEXT: # <MCOperand Imm:1>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: mtlo $3 # <MCInst #{{[0-9]+}} MTLO_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: mthi $2 # <MCInst #{{[0-9]+}} MTHI_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: madd $4, $5 # <MCInst #{{[0-9]+}} MADD
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: mflo16 $2 # <MCInst #{{[0-9]+}} MFLO16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: mfhi16 $3 # <MCInst #{{[0-9]+}} MFHI16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-NEXT: jrc $ra # <MCInst #{{[0-9]+}} JRC16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
;
; MMR2-DSP-LABEL: test:
; MMR2-DSP: # %bb.0: # %entry
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: li16 $2, 0 # <MCInst #{{[0-9]+}} LI16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
; MMR2-DSP-NEXT: # <MCOperand Imm:0>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: li16 $3, 1 # <MCInst #{{[0-9]+}} LI16_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
; MMR2-DSP-NEXT: # <MCOperand Imm:1>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: mtlo $3, $ac0 # <MCInst #{{[0-9]+}} MTLO_DSP
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: mthi $2, $ac0 # <MCInst #{{[0-9]+}} MTHI_DSP
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: madd $ac0, $4, $5 # <MCInst #{{[0-9]+}} MADD_DSP
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: mflo $2, $ac0 # <MCInst #{{[0-9]+}} MFLO_DSP
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: jr $ra # <MCInst #{{[0-9]+}} JR_MM
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
Fixup tests to check for any MCInst number instead of a specific one. llvm-svn: 356115
2019-03-14 09:24:35 +08:00
; MMR2-DSP-NEXT: mfhi $3, $ac0 # <MCInst #{{[0-9]+}} MFHI_DSP
[mips] Use reg-exp in tests to tolerate register indexes changing. NFC llvm-svn: 361966
2019-05-29 22:59:07 +08:00
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>
; MMR2-DSP-NEXT: # <MCOperand Reg:{{[0-9]+}}>>
[MIPS][microMIPS] Fix PseudoMTLOHI_MM matching and expansion On micromips MipsMTLOHI is always matched to PseudoMTLOHI_DSP regardless of +dsp argument. This patch checks is HasDSP predicate is present for PseudoMTLOHI_DSP so PseudoMTLOHI_MM can be matched when appropriate. Add expansion of PseudoMTLOHI_MM instruction into a mtlo/mthi pair. Patch by Mirko Brkusanin. Differential Revision: http://reviews.llvm.org/D59203 llvm-svn: 356039
2019-03-13 19:04:38 +08:00
entry:
%conv = sext i32 %a to i64
%conv1 = sext i32 %b to i64
%mul = mul nsw i64 %conv, %conv1
%add = add nsw i64 %mul, 1
ret i64 %add
}