maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/tail-merge-after-mbp.mir

106 lines
3.0 KiB
Plaintext
Raw Normal View History

Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
# RUN: llc -mtriple=x86_64-linux -run-pass=block-placement -o - %s | FileCheck %s
---
# check loop bb.7 is not merged with bb.10, bb.13
# check loop bb.9 is not merged with bb.12
# CHECK: bb.2:
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: successors: %bb.3(0x30000000), %bb.4(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
# CHECK: $rax = MOV64rm $r14, 1, $noreg, 0, $noreg
# CHECK-NEXT: TEST64rr $rax, $rax
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: JE_1 %bb.3
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
# CHECK: bb.4:
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: successors: %bb.5(0x30000000), %bb.10(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
# CHECK: CMP64mi8 killed $rax, 1, $noreg, 8, $noreg, 0
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: JNE_1 %bb.10
# CHECK: bb.5:
# CHECK-NEXT: successors: %bb.6(0x30000000), %bb.7(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
# CHECK: $rax = MOV64rm $r14, 1, $noreg, 0, $noreg
# CHECK-NEXT: TEST64rr $rax, $rax
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: JE_1 %bb.6
# CHECK: bb.7
# CHECK-NEXT: successors: %bb.8(0x71555555), %bb.10(0x0eaaaaab)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
# CHECK: CMP64mi8 killed $rax, 1, $noreg, 8, $noreg, 0
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: JNE_1 %bb.10
# CHECK: bb.8:
# CHECK-NEXT: successors: %bb.9(0x04000000), %bb.7(0x7c000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
# CHECK: $rax = MOV64rm $r14, 1, $noreg, 0, $noreg
# CHECK-NEXT: TEST64rr $rax, $rax
Fix tail-merge-after-mbp test The output of this test changed after the fix in r311520 to have -run-pass=block-placement behave like it does in a normal pipeline. Adjust the test. llvm-svn: 311521
2017-08-23 11:49:53 +08:00
# CHECK-NEXT: JNE_1 %bb.7
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
name: foo
body: |
bb.0:
successors: %bb.1(0x40000000), %bb.7(0x40000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
TEST8ri $dl, 1, implicit-def $eflags, implicit killed $edx
JE_1 %bb.7, implicit $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.1:
successors: %bb.16(0x80000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$ebp = XOR32rr undef $ebp, undef $ebp, implicit-def dead $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
JMP_1 %bb.16
bb.7:
successors: %bb.8(0x30000000), %bb.9(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$rax = MOV64rm $r14, 1, $noreg, 0, $noreg :: (load 8)
TEST64rr $rax, $rax, implicit-def $eflags
JNE_1 %bb.9, implicit killed $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.8:
successors: %bb.16(0x80000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$ebp = XOR32rr undef $ebp, undef $ebp, implicit-def dead $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
JMP_1 %bb.16
bb.9:
successors: %bb.10(0x30000000), %bb.15(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
CMP64mi8 killed $rax, 1, $noreg, 8, $noreg, 0, implicit-def $eflags :: (load 8)
JNE_1 %bb.15, implicit $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.10:
successors: %bb.11(0x30000000), %bb.12(0x50000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$rax = MOV64rm $r14, 1, $noreg, 0, $noreg :: (load 8)
TEST64rr $rax, $rax, implicit-def $eflags
JNE_1 %bb.12, implicit $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.11:
successors: %bb.16(0x80000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$ebp = XOR32rr undef $ebp, undef $ebp, implicit-def dead $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
JMP_1 %bb.16
bb.12:
successors: %bb.13(0x71555555), %bb.15(0x0eaaaaab)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
CMP64mi8 killed $rax, 1, $noreg, 8, $noreg, 0, implicit-def $eflags :: (load 8), (load 8)
JNE_1 %bb.15, implicit $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.13:
successors: %bb.14(0x04000000), %bb.12(0x7c000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$rax = MOV64rm $r14, 1, $noreg, 0, $noreg :: (load 8)
TEST64rr $rax, $rax, implicit-def $eflags
JNE_1 %bb.12, implicit $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.14:
successors: %bb.16(0x80000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$ebp = XOR32rr undef $ebp, undef $ebp, implicit-def dead $eflags
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
JMP_1 %bb.16
bb.15:
successors: %bb.16(0x80000000)
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
$ebp = XOR32rr undef $ebp, undef $ebp, implicit-def dead $eflags
dead $eax = XOR32rr undef $eax, undef $eax, implicit-def dead $eflags, implicit-def $al
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
bb.16:
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
RETQ $eax
Change the testcase tail-merge-after-mbp.ll to tail-merge-after-mbp.mir Differential Revision: https://reviews.llvm.org/D32037 llvm-svn: 300506
2017-04-18 06:22:38 +08:00
...