2016-05-06 18:12:31 +08:00
|
|
|
//===-- AVRTargetMachine.cpp - Define TargetMachine for AVR ---------------===//
|
|
|
|
//
|
2019-01-19 16:50:56 +08:00
|
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
2016-05-06 18:12:31 +08:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file defines the AVR specific subclass of TargetMachine.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "AVRTargetMachine.h"
|
|
|
|
|
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2016-05-10 11:21:59 +08:00
|
|
|
#include "llvm/CodeGen/TargetPassConfig.h"
|
2016-05-06 18:12:31 +08:00
|
|
|
#include "llvm/IR/LegacyPassManager.h"
|
2017-06-06 19:49:48 +08:00
|
|
|
#include "llvm/IR/Module.h"
|
2016-05-06 18:12:31 +08:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
|
|
|
|
#include "AVR.h"
|
2017-06-06 19:49:48 +08:00
|
|
|
#include "AVRTargetObjectFile.h"
|
2016-05-06 18:12:31 +08:00
|
|
|
#include "MCTargetDesc/AVRMCTargetDesc.h"
|
2019-05-15 06:41:58 +08:00
|
|
|
#include "TargetInfo/AVRTargetInfo.h"
|
2016-05-06 18:12:31 +08:00
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
2018-02-19 18:40:59 +08:00
|
|
|
static const char *AVRDataLayout = "e-P1-p:16:8-i8:8-i16:8-i32:8-i64:8-f32:8-f64:8-n8-a:8";
|
2016-09-28 21:29:10 +08:00
|
|
|
|
2016-05-06 18:12:31 +08:00
|
|
|
/// Processes a CPU name.
|
2016-05-18 19:11:38 +08:00
|
|
|
static StringRef getCPU(StringRef CPU) {
|
2016-05-06 18:12:31 +08:00
|
|
|
if (CPU.empty() || CPU == "generic") {
|
|
|
|
return "avr2";
|
|
|
|
}
|
|
|
|
|
|
|
|
return CPU;
|
|
|
|
}
|
|
|
|
|
2016-05-21 07:39:04 +08:00
|
|
|
static Reloc::Model getEffectiveRelocModel(Optional<Reloc::Model> RM) {
|
|
|
|
return RM.hasValue() ? *RM : Reloc::Static;
|
|
|
|
}
|
|
|
|
|
2016-05-06 18:12:31 +08:00
|
|
|
AVRTargetMachine::AVRTargetMachine(const Target &T, const Triple &TT,
|
|
|
|
StringRef CPU, StringRef FS,
|
|
|
|
const TargetOptions &Options,
|
2017-08-04 13:48:20 +08:00
|
|
|
Optional<Reloc::Model> RM,
|
|
|
|
Optional<CodeModel::Model> CM,
|
2017-08-06 20:02:17 +08:00
|
|
|
CodeGenOpt::Level OL, bool JIT)
|
2017-10-13 06:57:28 +08:00
|
|
|
: LLVMTargetMachine(T, AVRDataLayout, TT, getCPU(CPU), FS, Options,
|
2018-12-07 20:10:23 +08:00
|
|
|
getEffectiveRelocModel(RM),
|
|
|
|
getEffectiveCodeModel(CM, CodeModel::Small), OL),
|
2016-05-18 19:11:38 +08:00
|
|
|
SubTarget(TT, getCPU(CPU), FS, *this) {
|
2016-05-06 18:12:31 +08:00
|
|
|
this->TLOF = make_unique<AVRTargetObjectFile>();
|
|
|
|
initAsmInfo();
|
|
|
|
}
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
/// AVR Code Generator Pass Configuration Options.
|
|
|
|
class AVRPassConfig : public TargetPassConfig {
|
|
|
|
public:
|
2017-05-31 05:36:41 +08:00
|
|
|
AVRPassConfig(AVRTargetMachine &TM, PassManagerBase &PM)
|
2016-05-06 18:12:31 +08:00
|
|
|
: TargetPassConfig(TM, PM) {}
|
|
|
|
|
|
|
|
AVRTargetMachine &getAVRTargetMachine() const {
|
|
|
|
return getTM<AVRTargetMachine>();
|
|
|
|
}
|
|
|
|
|
|
|
|
bool addInstSelector() override;
|
|
|
|
void addPreSched2() override;
|
2017-07-11 12:17:13 +08:00
|
|
|
void addPreEmitPass() override;
|
2016-05-06 18:12:31 +08:00
|
|
|
void addPreRegAlloc() override;
|
|
|
|
};
|
|
|
|
} // namespace
|
|
|
|
|
|
|
|
TargetPassConfig *AVRTargetMachine::createPassConfig(PassManagerBase &PM) {
|
2017-05-31 05:36:41 +08:00
|
|
|
return new AVRPassConfig(*this, PM);
|
2016-05-06 18:12:31 +08:00
|
|
|
}
|
2015-11-12 17:26:44 +08:00
|
|
|
|
2019-06-11 11:21:13 +08:00
|
|
|
extern "C" void LLVMInitializeAVRTarget() {
|
2016-05-06 18:12:31 +08:00
|
|
|
// Register the target.
|
2016-10-10 07:00:34 +08:00
|
|
|
RegisterTargetMachine<AVRTargetMachine> X(getTheAVRTarget());
|
2016-12-07 19:08:56 +08:00
|
|
|
|
|
|
|
auto &PR = *PassRegistry::getPassRegistry();
|
|
|
|
initializeAVRExpandPseudoPass(PR);
|
2016-12-13 13:53:14 +08:00
|
|
|
initializeAVRRelaxMemPass(PR);
|
2016-05-06 18:12:31 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
const AVRSubtarget *AVRTargetMachine::getSubtargetImpl() const {
|
|
|
|
return &SubTarget;
|
|
|
|
}
|
|
|
|
|
|
|
|
const AVRSubtarget *AVRTargetMachine::getSubtargetImpl(const Function &) const {
|
|
|
|
return &SubTarget;
|
|
|
|
}
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Pass Pipeline Configuration
|
|
|
|
//===----------------------------------------------------------------------===//
|
2015-11-12 17:26:44 +08:00
|
|
|
|
2016-05-06 18:12:31 +08:00
|
|
|
bool AVRPassConfig::addInstSelector() {
|
2016-11-07 14:02:55 +08:00
|
|
|
// Install an instruction selector.
|
|
|
|
addPass(createAVRISelDag(getAVRTargetMachine(), getOptLevel()));
|
|
|
|
// Create the frame analyzer pass used by the PEI pass.
|
|
|
|
addPass(createAVRFrameAnalyzerPass());
|
|
|
|
|
2016-05-06 18:12:31 +08:00
|
|
|
return false;
|
2015-11-12 17:26:44 +08:00
|
|
|
}
|
2016-05-06 18:12:31 +08:00
|
|
|
|
|
|
|
void AVRPassConfig::addPreRegAlloc() {
|
2016-11-07 14:02:55 +08:00
|
|
|
// Create the dynalloc SP save/restore pass to handle variable sized allocas.
|
|
|
|
addPass(createAVRDynAllocaSRPass());
|
2016-05-06 18:12:31 +08:00
|
|
|
}
|
|
|
|
|
2016-12-13 13:53:14 +08:00
|
|
|
void AVRPassConfig::addPreSched2() {
|
|
|
|
addPass(createAVRRelaxMemPass());
|
|
|
|
addPass(createAVRExpandPseudoPass());
|
|
|
|
}
|
2016-05-06 18:12:31 +08:00
|
|
|
|
2017-07-11 12:17:13 +08:00
|
|
|
void AVRPassConfig::addPreEmitPass() {
|
|
|
|
// Must run branch selection immediately preceding the asm printer.
|
|
|
|
addPass(&BranchRelaxationPassID);
|
|
|
|
}
|
|
|
|
|
2016-05-06 18:12:31 +08:00
|
|
|
} // end of namespace llvm
|