2016-09-10 05:36:17 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
2015-03-09 23:02:01 +08:00
|
|
|
; RUN: llc -mtriple=x86_64-pc-linux-gnu -mattr=+avx < %s | FileCheck %s
|
2015-03-04 15:27:39 +08:00
|
|
|
|
|
|
|
@in = global <4 x i64> <i64 -1, i64 -1, i64 -1, i64 -1>, align 32
|
|
|
|
@out = global <2 x i64> zeroinitializer, align 16
|
|
|
|
|
|
|
|
define i32 @_Z3foov() {
|
2016-09-10 05:36:17 +08:00
|
|
|
; CHECK-LABEL: _Z3foov:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: # %bb.0: # %entry
|
2016-09-10 05:36:17 +08:00
|
|
|
; CHECK-NEXT: vmovdqa {{.*}}(%rip), %ymm0
|
|
|
|
; CHECK-NEXT: vmovq {{.*#+}} xmm0 = xmm0[0],zero
|
|
|
|
; CHECK-NEXT: vmovdqa %xmm0, {{.*}}(%rip)
|
|
|
|
; CHECK-NEXT: xorl %eax, %eax
|
|
|
|
; CHECK-NEXT: vzeroupper
|
|
|
|
; CHECK-NEXT: retq
|
2015-03-04 15:27:39 +08:00
|
|
|
entry:
|
|
|
|
%0 = load <4 x i64>, <4 x i64>* @in, align 32
|
|
|
|
%vecext = extractelement <4 x i64> %0, i32 0
|
|
|
|
%vecinit = insertelement <2 x i64> undef, i64 %vecext, i32 0
|
|
|
|
%vecinit1 = insertelement <2 x i64> %vecinit, i64 0, i32 1
|
|
|
|
store <2 x i64> %vecinit1, <2 x i64>* @out, align 16
|
|
|
|
ret i32 0
|
|
|
|
}
|