2016-07-18 00:15:51 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
|
; RUN: llc < %s -mtriple=i686-unknown-unknown | FileCheck %s --check-prefix=CHECK --check-prefix=X32
|
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=CHECK --check-prefix=X64
|
|
|
|
|
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+bmi,+lzcnt | FileCheck %s --check-prefix=CHECK --check-prefix=X32-CLZ
|
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+bmi,+lzcnt | FileCheck %s --check-prefix=CHECK --check-prefix=X64-CLZ
|
2007-12-14 10:13:44 +08:00
|
|
|
|
2011-12-24 19:46:10 +08:00
|
|
|
declare i8 @llvm.cttz.i8(i8, i1)
|
|
|
|
|
declare i16 @llvm.cttz.i16(i16, i1)
|
2011-12-24 19:26:57 +08:00
|
|
|
declare i32 @llvm.cttz.i32(i32, i1)
|
2011-12-24 19:46:10 +08:00
|
|
|
declare i64 @llvm.cttz.i64(i64, i1)
|
2016-07-18 00:15:51 +08:00
|
|
|
|
2011-12-24 19:26:59 +08:00
|
|
|
declare i8 @llvm.ctlz.i8(i8, i1)
|
2011-12-24 19:26:57 +08:00
|
|
|
declare i16 @llvm.ctlz.i16(i16, i1)
|
|
|
|
|
declare i32 @llvm.ctlz.i32(i32, i1)
|
2011-12-24 19:26:59 +08:00
|
|
|
declare i64 @llvm.ctlz.i64(i64, i1)
|
2007-12-14 10:13:44 +08:00
|
|
|
|
2011-12-24 19:46:10 +08:00
|
|
|
define i8 @cttz_i8(i8 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: cttz_i8:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i8:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i8:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i8:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:46:10 +08:00
|
|
|
%tmp = call i8 @llvm.cttz.i8( i8 %x, i1 true )
|
|
|
|
|
ret i8 %tmp
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i16 @cttz_i16(i16 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: cttz_i16:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: bsfw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i16:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsfw %di, %ax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i16:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i16:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntw %di, %ax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:46:10 +08:00
|
|
|
%tmp = call i16 @llvm.cttz.i16( i16 %x, i1 true )
|
|
|
|
|
ret i16 %tmp
|
|
|
|
|
}
|
|
|
|
|
|
2011-12-24 19:26:57 +08:00
|
|
|
define i32 @cttz_i32(i32 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: cttz_i32:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: bsfl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i32:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsfl %edi, %eax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i32:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i32:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:57 +08:00
|
|
|
%tmp = call i32 @llvm.cttz.i32( i32 %x, i1 true )
|
2011-12-20 19:19:37 +08:00
|
|
|
ret i32 %tmp
|
2007-12-14 10:13:44 +08:00
|
|
|
}
|
|
|
|
|
|
2011-12-24 19:46:10 +08:00
|
|
|
define i64 @cttz_i64(i64 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: cttz_i64:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-NEXT: jne .LBB3_1
|
|
|
|
|
; X32-NEXT: # BB#2:
|
|
|
|
|
; X32-NEXT: bsfl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: addl $32, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB3_1:
|
|
|
|
|
; X32-NEXT: bsfl %eax, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i64:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsfq %rdi, %rax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i64:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: jne .LBB3_1
|
|
|
|
|
; X32-CLZ-NEXT: # BB#2:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $32, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
; X32-CLZ-NEXT: .LBB3_1:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i64:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntq %rdi, %rax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:46:10 +08:00
|
|
|
%tmp = call i64 @llvm.cttz.i64( i64 %x, i1 true )
|
|
|
|
|
ret i64 %tmp
|
|
|
|
|
}
|
|
|
|
|
|
2011-12-24 19:26:59 +08:00
|
|
|
define i8 @ctlz_i8(i8 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: ctlz_i8:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
|
|
|
|
; X32-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i8:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsrl %eax, %eax
|
|
|
|
|
; X64-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i8:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i8:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X64-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:59 +08:00
|
|
|
%tmp2 = call i8 @llvm.ctlz.i8( i8 %x, i1 true )
|
|
|
|
|
ret i8 %tmp2
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i16 @ctlz_i16(i16 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: ctlz_i16:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: bsrw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-NEXT: xorl $15, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i16:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsrw %di, %ax
|
|
|
|
|
; X64-NEXT: xorl $15, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i16:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i16:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntw %di, %ax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:59 +08:00
|
|
|
%tmp2 = call i16 @llvm.ctlz.i16( i16 %x, i1 true )
|
2011-12-20 19:19:37 +08:00
|
|
|
ret i16 %tmp2
|
2007-12-14 16:30:15 +08:00
|
|
|
}
|
|
|
|
|
|
2011-12-24 19:26:57 +08:00
|
|
|
define i32 @ctlz_i32(i32 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: ctlz_i32:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: bsrl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i32:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsrl %edi, %eax
|
|
|
|
|
; X64-NEXT: xorl $31, %eax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i32:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i32:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:57 +08:00
|
|
|
%tmp = call i32 @llvm.ctlz.i32( i32 %x, i1 true )
|
|
|
|
|
ret i32 %tmp
|
|
|
|
|
}
|
2011-05-24 09:48:22 +08:00
|
|
|
|
2011-12-24 19:26:59 +08:00
|
|
|
define i64 @ctlz_i64(i64 %x) {
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-LABEL: ctlz_i64:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-NEXT: jne .LBB7_1
|
|
|
|
|
; X32-NEXT: # BB#2:
|
|
|
|
|
; X32-NEXT: bsrl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: addl $32, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB7_1:
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
|
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i64:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsrq %rdi, %rax
|
|
|
|
|
; X64-NEXT: xorq $63, %rax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i64:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: jne .LBB7_1
|
|
|
|
|
; X32-CLZ-NEXT: # BB#2:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $32, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
; X32-CLZ-NEXT: .LBB7_1:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i64:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntq %rdi, %rax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:59 +08:00
|
|
|
%tmp = call i64 @llvm.ctlz.i64( i64 %x, i1 true )
|
|
|
|
|
ret i64 %tmp
|
|
|
|
|
}
|
|
|
|
|
|
2016-04-25 09:01:15 +08:00
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i8 @ctlz_i8_zero_test(i8 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_i8_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-NEXT: testb %al, %al
|
|
|
|
|
; X32-NEXT: je .LBB8_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
|
|
|
|
; X32-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB8_1:
|
|
|
|
|
; X32-NEXT: movb $8, %al
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i8_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testb %dil, %dil
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB8_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsrl %eax, %eax
|
|
|
|
|
; X64-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB8_1:
|
|
|
|
|
; X64-NEXT: movb $8, %al
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i8_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i8_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X64-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i8 @llvm.ctlz.i8(i8 %n, i1 false)
|
|
|
|
|
ret i8 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i16 @ctlz_i16_zero_test(i16 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_i16_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movzwl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testw %ax, %ax
|
|
|
|
|
; X32-NEXT: je .LBB9_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsrw %ax, %ax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: xorl $15, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB9_1:
|
|
|
|
|
; X32-NEXT: movw $16, %ax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i16_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testw %di, %di
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB9_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsrw %di, %ax
|
|
|
|
|
; X64-NEXT: xorl $15, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB9_1:
|
|
|
|
|
; X64-NEXT: movw $16, %ax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %ax<def> %ax<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i16_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i16_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntw %di, %ax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i16 @llvm.ctlz.i16(i16 %n, i1 false)
|
|
|
|
|
ret i16 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
[CGP] despeculate expensive cttz/ctlz intrinsics
This is another step towards allowing SimplifyCFG to speculate harder, but then have
CGP clean things up if the target doesn't like it.
Previous patches in this series:
http://reviews.llvm.org/D12882
http://reviews.llvm.org/D13297
D13297 should catch most expensive ops, but speculation of cttz/ctlz requires special
handling because of weirdness in the intrinsic definition for handling a zero input
(that definition can probably be blamed on x86).
For example, if we have the usual speculated-by-select expensive op pattern like this:
%tobool = icmp eq i64 %A, 0
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
%cond = select i1 %tobool, i64 64, i64 %0
ret i64 %cond
There's an instcombine that will turn it into:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 false) ; is_zero_undef == false
This CGP patch is looking for that case and despeculating it back into:
entry:
%tobool = icmp eq i64 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
br label %cond.end
cond.end:
%cond = phi i64 [ %0, %cond.true ], [ 64, %entry ]
ret i64 %cond
This unfortunately may lead to poorer codegen (see the changes in the existing x86 test),
but if we increase speculation in SimplifyCFG (the next step in this patch series), then
we should avoid those kinds of cases in the first place.
The need for this patch was originally mentioned here:
http://reviews.llvm.org/D7506
with follow-up here:
http://reviews.llvm.org/D7554
Differential Revision: http://reviews.llvm.org/D14630
llvm-svn: 253573
2015-11-20 00:37:10 +08:00
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i32 @ctlz_i32_zero_test(i32 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_i32_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-NEXT: je .LBB10_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB10_1:
|
|
|
|
|
; X32-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i32_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testl %edi, %edi
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB10_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsrl %edi, %eax
|
|
|
|
|
; X64-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB10_1:
|
|
|
|
|
; X64-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i32_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i32_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:57 +08:00
|
|
|
%tmp1 = call i32 @llvm.ctlz.i32(i32 %n, i1 false)
|
2011-12-20 19:19:37 +08:00
|
|
|
ret i32 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
2016-04-25 09:01:15 +08:00
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i64 @ctlz_i64_zero_test(i64 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_i64_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
|
; X32-NEXT: bsrl {{[0-9]+}}(%esp), %edx
|
|
|
|
|
; X32-NEXT: movl $63, %eax
|
|
|
|
|
; X32-NEXT: je .LBB11_2
|
|
|
|
|
; X32-NEXT: # BB#1:
|
|
|
|
|
; X32-NEXT: movl %edx, %eax
|
|
|
|
|
; X32-NEXT: .LBB11_2:
|
|
|
|
|
; X32-NEXT: testl %ecx, %ecx
|
|
|
|
|
; X32-NEXT: jne .LBB11_3
|
|
|
|
|
; X32-NEXT: # BB#4:
|
|
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: addl $32, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB11_3:
|
|
|
|
|
; X32-NEXT: bsrl %ecx, %eax
|
|
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i64_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testq %rdi, %rdi
|
2016-08-12 11:33:22 +08:00
|
|
|
; X64-NEXT: je .LBB11_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsrq %rdi, %rax
|
|
|
|
|
; X64-NEXT: xorq $63, %rax
|
2016-08-12 11:33:22 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB11_1:
|
|
|
|
|
; X64-NEXT: movl $64, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i64_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: jne .LBB11_1
|
|
|
|
|
; X32-CLZ-NEXT: # BB#2:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $32, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
; X32-CLZ-NEXT: .LBB11_1:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i64_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntq %rdi, %rax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i64 @llvm.ctlz.i64(i64 %n, i1 false)
|
|
|
|
|
ret i64 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i8 @cttz_i8_zero_test(i8 %n) {
|
|
|
|
|
; X32-LABEL: cttz_i8_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-NEXT: testb %al, %al
|
|
|
|
|
; X32-NEXT: je .LBB12_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
2016-10-19 09:18:25 +08:00
|
|
|
; X32-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB12_1
|
|
|
|
|
; X32-NEXT: movb $8, %al
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i8_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testb %dil, %dil
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB12_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB12_1:
|
|
|
|
|
; X64-NEXT: movb $8, %al
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i8_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: orl $256, %eax # imm = 0x100
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i8_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: orl $256, %eax # imm = 0x100
|
|
|
|
|
; X64-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i8 @llvm.cttz.i8(i8 %n, i1 false)
|
|
|
|
|
ret i8 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i16 @cttz_i16_zero_test(i16 %n) {
|
|
|
|
|
; X32-LABEL: cttz_i16_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movzwl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testw %ax, %ax
|
|
|
|
|
; X32-NEXT: je .LBB13_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsfw %ax, %ax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB13_1
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: movw $16, %ax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i16_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testw %di, %di
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB13_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsfw %di, %ax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB13_1:
|
|
|
|
|
; X64-NEXT: movw $16, %ax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i16_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntw {{[0-9]+}}(%esp), %ax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i16_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntw %di, %ax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i16 @llvm.cttz.i16(i16 %n, i1 false)
|
|
|
|
|
ret i16 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i32 @cttz_i32_zero_test(i32 %n) {
|
|
|
|
|
; X32-LABEL: cttz_i32_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-NEXT: je .LBB14_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsfl %eax, %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB14_1
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: movl $32, %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i32_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testl %edi, %edi
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB14_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsfl %edi, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB14_1:
|
|
|
|
|
; X64-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i32_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i32_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i32 @llvm.cttz.i32(i32 %n, i1 false)
|
|
|
|
|
ret i32 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i64 @cttz_i64_zero_test(i64 %n) {
|
|
|
|
|
; X32-LABEL: cttz_i64_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
|
|
|
; X32-NEXT: bsfl {{[0-9]+}}(%esp), %edx
|
|
|
|
|
; X32-NEXT: movl $32, %eax
|
|
|
|
|
; X32-NEXT: je .LBB15_2
|
|
|
|
|
; X32-NEXT: # BB#1:
|
|
|
|
|
; X32-NEXT: movl %edx, %eax
|
|
|
|
|
; X32-NEXT: .LBB15_2:
|
|
|
|
|
; X32-NEXT: testl %ecx, %ecx
|
|
|
|
|
; X32-NEXT: jne .LBB15_3
|
|
|
|
|
; X32-NEXT: # BB#4:
|
|
|
|
|
; X32-NEXT: addl $32, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB15_3:
|
|
|
|
|
; X32-NEXT: bsfl %ecx, %eax
|
|
|
|
|
; X32-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i64_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testq %rdi, %rdi
|
2016-08-12 11:33:22 +08:00
|
|
|
; X64-NEXT: je .LBB15_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsfq %rdi, %rax
|
2016-08-12 11:33:22 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB15_1:
|
|
|
|
|
; X64-NEXT: movl $64, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i64_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: jne .LBB15_1
|
|
|
|
|
; X32-CLZ-NEXT: # BB#2:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $32, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
; X32-CLZ-NEXT: .LBB15_1:
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl %edx, %edx
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i64_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: tzcntq %rdi, %rax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2016-04-25 09:01:15 +08:00
|
|
|
%tmp1 = call i64 @llvm.cttz.i64(i64 %n, i1 false)
|
|
|
|
|
ret i64 %tmp1
|
|
|
|
|
}
|
|
|
|
|
|
[CGP] despeculate expensive cttz/ctlz intrinsics
This is another step towards allowing SimplifyCFG to speculate harder, but then have
CGP clean things up if the target doesn't like it.
Previous patches in this series:
http://reviews.llvm.org/D12882
http://reviews.llvm.org/D13297
D13297 should catch most expensive ops, but speculation of cttz/ctlz requires special
handling because of weirdness in the intrinsic definition for handling a zero input
(that definition can probably be blamed on x86).
For example, if we have the usual speculated-by-select expensive op pattern like this:
%tobool = icmp eq i64 %A, 0
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
%cond = select i1 %tobool, i64 64, i64 %0
ret i64 %cond
There's an instcombine that will turn it into:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 false) ; is_zero_undef == false
This CGP patch is looking for that case and despeculating it back into:
entry:
%tobool = icmp eq i64 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
br label %cond.end
cond.end:
%cond = phi i64 [ %0, %cond.true ], [ 64, %entry ]
ret i64 %cond
This unfortunately may lead to poorer codegen (see the changes in the existing x86 test),
but if we increase speculation in SimplifyCFG (the next step in this patch series), then
we should avoid those kinds of cases in the first place.
The need for this patch was originally mentioned here:
http://reviews.llvm.org/D7506
with follow-up here:
http://reviews.llvm.org/D7554
Differential Revision: http://reviews.llvm.org/D14630
llvm-svn: 253573
2015-11-20 00:37:10 +08:00
|
|
|
; Don't generate the cmovne when the source is known non-zero (and bsr would
|
|
|
|
|
; not set ZF).
|
|
|
|
|
; rdar://9490949
|
|
|
|
|
; FIXME: The compare and branch are produced late in IR (by CodeGenPrepare), and
|
|
|
|
|
; codegen doesn't know how to delete the movl and je.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i32 @ctlz_i32_fold_cmov(i32 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_i32_fold_cmov:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: orl $1, %eax
|
|
|
|
|
; X32-NEXT: je .LBB16_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
2016-10-19 09:18:25 +08:00
|
|
|
; X32-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB16_1
|
|
|
|
|
; X32-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i32_fold_cmov:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: orl $1, %edi
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB16_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsrl %edi, %eax
|
|
|
|
|
; X64-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB16_1:
|
|
|
|
|
; X64-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i32_fold_cmov:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: orl $1, %eax
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i32_fold_cmov:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: orl $1, %edi
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-05-24 09:48:22 +08:00
|
|
|
%or = or i32 %n, 1
|
2011-12-24 19:26:57 +08:00
|
|
|
%tmp1 = call i32 @llvm.ctlz.i32(i32 %or, i1 false)
|
2011-05-24 09:48:22 +08:00
|
|
|
ret i32 %tmp1
|
|
|
|
|
}
|
2011-12-24 18:55:54 +08:00
|
|
|
|
[CGP] despeculate expensive cttz/ctlz intrinsics
This is another step towards allowing SimplifyCFG to speculate harder, but then have
CGP clean things up if the target doesn't like it.
Previous patches in this series:
http://reviews.llvm.org/D12882
http://reviews.llvm.org/D13297
D13297 should catch most expensive ops, but speculation of cttz/ctlz requires special
handling because of weirdness in the intrinsic definition for handling a zero input
(that definition can probably be blamed on x86).
For example, if we have the usual speculated-by-select expensive op pattern like this:
%tobool = icmp eq i64 %A, 0
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
%cond = select i1 %tobool, i64 64, i64 %0
ret i64 %cond
There's an instcombine that will turn it into:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 false) ; is_zero_undef == false
This CGP patch is looking for that case and despeculating it back into:
entry:
%tobool = icmp eq i64 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
br label %cond.end
cond.end:
%cond = phi i64 [ %0, %cond.true ], [ 64, %entry ]
ret i64 %cond
This unfortunately may lead to poorer codegen (see the changes in the existing x86 test),
but if we increase speculation in SimplifyCFG (the next step in this patch series), then
we should avoid those kinds of cases in the first place.
The need for this patch was originally mentioned here:
http://reviews.llvm.org/D7506
with follow-up here:
http://reviews.llvm.org/D7554
Differential Revision: http://reviews.llvm.org/D14630
llvm-svn: 253573
2015-11-20 00:37:10 +08:00
|
|
|
; Don't generate any xors when a 'ctlz' intrinsic is actually used to compute
|
|
|
|
|
; the most significant bit, which is what 'bsr' does natively.
|
2016-07-18 00:15:51 +08:00
|
|
|
; FIXME: We should probably select BSR instead of LZCNT in these circumstances.
|
|
|
|
|
define i32 @ctlz_bsr(i32 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_bsr:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: bsrl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_bsr:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: bsrl %edi, %eax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_bsr:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_bsr:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: xorl $31, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:57 +08:00
|
|
|
%ctlz = call i32 @llvm.ctlz.i32(i32 %n, i1 true)
|
2011-12-24 18:55:54 +08:00
|
|
|
%bsr = xor i32 %ctlz, 31
|
|
|
|
|
ret i32 %bsr
|
|
|
|
|
}
|
|
|
|
|
|
[CGP] despeculate expensive cttz/ctlz intrinsics
This is another step towards allowing SimplifyCFG to speculate harder, but then have
CGP clean things up if the target doesn't like it.
Previous patches in this series:
http://reviews.llvm.org/D12882
http://reviews.llvm.org/D13297
D13297 should catch most expensive ops, but speculation of cttz/ctlz requires special
handling because of weirdness in the intrinsic definition for handling a zero input
(that definition can probably be blamed on x86).
For example, if we have the usual speculated-by-select expensive op pattern like this:
%tobool = icmp eq i64 %A, 0
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
%cond = select i1 %tobool, i64 64, i64 %0
ret i64 %cond
There's an instcombine that will turn it into:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 false) ; is_zero_undef == false
This CGP patch is looking for that case and despeculating it back into:
entry:
%tobool = icmp eq i64 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i64 @llvm.cttz.i64(i64 %A, i1 true) ; is_zero_undef == true
br label %cond.end
cond.end:
%cond = phi i64 [ %0, %cond.true ], [ 64, %entry ]
ret i64 %cond
This unfortunately may lead to poorer codegen (see the changes in the existing x86 test),
but if we increase speculation in SimplifyCFG (the next step in this patch series), then
we should avoid those kinds of cases in the first place.
The need for this patch was originally mentioned here:
http://reviews.llvm.org/D7506
with follow-up here:
http://reviews.llvm.org/D7554
Differential Revision: http://reviews.llvm.org/D14630
llvm-svn: 253573
2015-11-20 00:37:10 +08:00
|
|
|
; Generate a test and branch to handle zero inputs because bsr/bsf are very slow.
|
|
|
|
|
; FIXME: The compare and branch are produced late in IR (by CodeGenPrepare), and
|
|
|
|
|
; codegen doesn't know how to combine the $32 and $31 into $63.
|
2016-07-18 00:15:51 +08:00
|
|
|
define i32 @ctlz_bsr_zero_test(i32 %n) {
|
|
|
|
|
; X32-LABEL: ctlz_bsr_zero_test:
|
|
|
|
|
; X32: # BB#0:
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-NEXT: testl %eax, %eax
|
|
|
|
|
; X32-NEXT: je .LBB18_1
|
|
|
|
|
; X32-NEXT: # BB#2: # %cond.false
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
2016-10-19 09:18:25 +08:00
|
|
|
; X32-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
; X32-NEXT: .LBB18_1:
|
|
|
|
|
; X32-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X32-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_bsr_zero_test:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: testl %edi, %edi
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: je .LBB18_1
|
|
|
|
|
; X64-NEXT: # BB#2: # %cond.false
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: bsrl %edi, %eax
|
|
|
|
|
; X64-NEXT: xorl $31, %eax
|
2016-10-21 02:06:52 +08:00
|
|
|
; X64-NEXT: xorl $31, %eax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
; X64-NEXT: .LBB18_1:
|
|
|
|
|
; X64-NEXT: movl $32, %eax
|
2016-07-18 00:15:51 +08:00
|
|
|
; X64-NEXT: xorl $31, %eax
|
|
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_bsr_zero_test:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl {{[0-9]+}}(%esp), %eax
|
|
|
|
|
; X32-CLZ-NEXT: xorl $31, %eax
|
|
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_bsr_zero_test:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %edi, %eax
|
|
|
|
|
; X64-CLZ-NEXT: xorl $31, %eax
|
|
|
|
|
; X64-CLZ-NEXT: retq
|
2011-12-24 19:26:57 +08:00
|
|
|
%ctlz = call i32 @llvm.ctlz.i32(i32 %n, i1 false)
|
2011-12-24 18:55:54 +08:00
|
|
|
%bsr = xor i32 %ctlz, 31
|
|
|
|
|
ret i32 %bsr
|
|
|
|
|
}
|
2017-05-01 14:33:17 +08:00
|
|
|
|
|
|
|
|
define i8 @cttz_i8_knownbits(i8 %x) {
|
|
|
|
|
; X32-LABEL: cttz_i8_knownbits:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-NEXT: orb $2, %al
|
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
|
; X32-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: cttz_i8_knownbits:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: orb $2, %dil
|
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsfl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: cttz_i8_knownbits:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-CLZ-NEXT: orb $2, %al
|
|
|
|
|
; X32-CLZ-NEXT: movzbl %al, %eax
|
|
|
|
|
; X32-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: cttz_i8_knownbits:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: orb $2, %dil
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: tzcntl %eax, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
|
|
|
|
%x2 = or i8 %x, 2
|
|
|
|
|
%tmp = call i8 @llvm.cttz.i8(i8 %x2, i1 true )
|
|
|
|
|
%tmp2 = and i8 %tmp, 1
|
|
|
|
|
ret i8 %tmp2
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define i8 @ctlz_i8_knownbits(i8 %x) {
|
|
|
|
|
; X32-LABEL: ctlz_i8_knownbits:
|
|
|
|
|
; X32: # BB#0:
|
|
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-NEXT: orb $64, %al
|
|
|
|
|
; X32-NEXT: movzbl %al, %eax
|
|
|
|
|
; X32-NEXT: bsrl %eax, %eax
|
2017-05-02 00:08:06 +08:00
|
|
|
; X32-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X32-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-LABEL: ctlz_i8_knownbits:
|
|
|
|
|
; X64: # BB#0:
|
|
|
|
|
; X64-NEXT: orb $64, %dil
|
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-NEXT: bsrl %eax, %eax
|
2017-05-02 00:08:06 +08:00
|
|
|
; X64-NEXT: xorl $7, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
|
;
|
|
|
|
|
; X32-CLZ-LABEL: ctlz_i8_knownbits:
|
|
|
|
|
; X32-CLZ: # BB#0:
|
|
|
|
|
; X32-CLZ-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
|
|
|
; X32-CLZ-NEXT: orb $64, %al
|
|
|
|
|
; X32-CLZ-NEXT: movzbl %al, %eax
|
|
|
|
|
; X32-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X32-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X32-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X32-CLZ-NEXT: retl
|
|
|
|
|
;
|
|
|
|
|
; X64-CLZ-LABEL: ctlz_i8_knownbits:
|
|
|
|
|
; X64-CLZ: # BB#0:
|
|
|
|
|
; X64-CLZ-NEXT: orb $64, %dil
|
|
|
|
|
; X64-CLZ-NEXT: movzbl %dil, %eax
|
|
|
|
|
; X64-CLZ-NEXT: lzcntl %eax, %eax
|
|
|
|
|
; X64-CLZ-NEXT: addl $-24, %eax
|
2017-11-29 01:15:09 +08:00
|
|
|
; X64-CLZ-NEXT: # kill: %al<def> %al<kill> %eax<kill>
|
2017-05-01 14:33:17 +08:00
|
|
|
; X64-CLZ-NEXT: retq
|
|
|
|
|
|
|
|
|
|
%x2 = or i8 %x, 64
|
|
|
|
|
%tmp = call i8 @llvm.ctlz.i8(i8 %x2, i1 true )
|
|
|
|
|
%tmp2 = and i8 %tmp, 1
|
|
|
|
|
ret i8 %tmp2
|
|
|
|
|
}
|