2005-01-07 15:47:09 +08:00
|
|
|
//===-- LegalizeDAG.cpp - Implement SelectionDAG::Legalize ----------------===//
|
2005-04-22 06:36:52 +08:00
|
|
|
//
|
2005-01-07 15:47:09 +08:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
2005-04-22 06:36:52 +08:00
|
|
|
//
|
2005-01-07 15:47:09 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the SelectionDAG::Legalize method.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
2005-01-15 15:15:18 +08:00
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
2005-01-07 15:47:09 +08:00
|
|
|
#include "llvm/Target/TargetLowering.h"
|
2005-01-11 13:57:22 +08:00
|
|
|
#include "llvm/Target/TargetData.h"
|
2005-01-15 14:18:18 +08:00
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2005-05-14 02:50:42 +08:00
|
|
|
#include "llvm/CallingConv.h"
|
2005-01-07 15:47:09 +08:00
|
|
|
#include "llvm/Constants.h"
|
2006-04-02 11:07:27 +08:00
|
|
|
#include "llvm/Support/MathExtras.h"
|
|
|
|
#include "llvm/Support/CommandLine.h"
|
2005-01-07 15:47:09 +08:00
|
|
|
#include <iostream>
|
2006-03-24 09:17:21 +08:00
|
|
|
#include <map>
|
2005-01-07 15:47:09 +08:00
|
|
|
using namespace llvm;
|
|
|
|
|
2006-04-02 11:07:27 +08:00
|
|
|
#ifndef NDEBUG
|
|
|
|
static cl::opt<bool>
|
|
|
|
ViewLegalizeDAGs("view-legalize-dags", cl::Hidden,
|
|
|
|
cl::desc("Pop up a window to show dags before legalize"));
|
|
|
|
#else
|
|
|
|
static const bool ViewLegalizeDAGs = 0;
|
|
|
|
#endif
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
/// SelectionDAGLegalize - This takes an arbitrary SelectionDAG as input and
|
|
|
|
/// hacks on it until the target machine can handle it. This involves
|
|
|
|
/// eliminating value sizes the machine cannot handle (promoting small sizes to
|
|
|
|
/// large sizes or splitting up large values into small values) as well as
|
|
|
|
/// eliminating operations the machine cannot handle.
|
|
|
|
///
|
|
|
|
/// This code also does a small amount of optimization and recognition of idioms
|
|
|
|
/// as part of its processing. For example, if a target does not support a
|
|
|
|
/// 'setcc' instruction efficiently, but does support 'brcc' instruction, this
|
|
|
|
/// will attempt merge setcc and brc instructions into brcc's.
|
|
|
|
///
|
|
|
|
namespace {
|
|
|
|
class SelectionDAGLegalize {
|
|
|
|
TargetLowering &TLI;
|
|
|
|
SelectionDAG &DAG;
|
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
// Libcall insertion helpers.
|
|
|
|
|
|
|
|
/// LastCALLSEQ_END - This keeps track of the CALLSEQ_END node that has been
|
|
|
|
/// legalized. We use this to ensure that calls are properly serialized
|
|
|
|
/// against each other, including inserted libcalls.
|
|
|
|
SDOperand LastCALLSEQ_END;
|
|
|
|
|
|
|
|
/// IsLegalizingCall - This member is used *only* for purposes of providing
|
|
|
|
/// helpful assertions that a libcall isn't created while another call is
|
|
|
|
/// being legalized (which could lead to non-serialized call sequences).
|
|
|
|
bool IsLegalizingCall;
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
enum LegalizeAction {
|
2006-01-29 16:42:06 +08:00
|
|
|
Legal, // The target natively supports this operation.
|
|
|
|
Promote, // This operation should be executed in a larger type.
|
|
|
|
Expand, // Try to expand this to other ops, otherwise use a libcall.
|
2005-01-07 15:47:09 +08:00
|
|
|
};
|
2006-02-13 17:18:02 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
/// ValueTypeActions - This is a bitvector that contains two bits for each
|
|
|
|
/// value type, where the two bits correspond to the LegalizeAction enum.
|
|
|
|
/// This can be queried with "getTypeAction(VT)".
|
2006-01-29 16:42:06 +08:00
|
|
|
TargetLowering::ValueTypeActionImpl ValueTypeActions;
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
/// LegalizedNodes - For nodes that are of legal width, and that have more
|
|
|
|
/// than one use, this map indicates what regularized operand to use. This
|
|
|
|
/// allows us to avoid legalizing the same thing more than once.
|
|
|
|
std::map<SDOperand, SDOperand> LegalizedNodes;
|
|
|
|
|
2005-01-15 13:21:40 +08:00
|
|
|
/// PromotedNodes - For nodes that are below legal width, and that have more
|
|
|
|
/// than one use, this map indicates what promoted value to use. This allows
|
|
|
|
/// us to avoid promoting the same thing more than once.
|
|
|
|
std::map<SDOperand, SDOperand> PromotedNodes;
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// ExpandedNodes - For nodes that need to be expanded this map indicates
|
|
|
|
/// which which operands are the expanded version of the input. This allows
|
|
|
|
/// us to avoid expanding the same node more than once.
|
2005-01-07 15:47:09 +08:00
|
|
|
std::map<SDOperand, std::pair<SDOperand, SDOperand> > ExpandedNodes;
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// SplitNodes - For vector nodes that need to be split, this map indicates
|
|
|
|
/// which which operands are the split version of the input. This allows us
|
|
|
|
/// to avoid splitting the same node more than once.
|
|
|
|
std::map<SDOperand, std::pair<SDOperand, SDOperand> > SplitNodes;
|
|
|
|
|
|
|
|
/// PackedNodes - For nodes that need to be packed from MVT::Vector types to
|
|
|
|
/// concrete packed types, this contains the mapping of ones we have already
|
|
|
|
/// processed to the result.
|
|
|
|
std::map<SDOperand, SDOperand> PackedNodes;
|
|
|
|
|
2005-01-08 06:28:47 +08:00
|
|
|
void AddLegalizedOperand(SDOperand From, SDOperand To) {
|
2005-12-20 08:53:54 +08:00
|
|
|
LegalizedNodes.insert(std::make_pair(From, To));
|
|
|
|
// If someone requests legalization of the new node, return itself.
|
|
|
|
if (From != To)
|
|
|
|
LegalizedNodes.insert(std::make_pair(To, To));
|
2005-01-08 06:28:47 +08:00
|
|
|
}
|
2005-01-15 13:21:40 +08:00
|
|
|
void AddPromotedOperand(SDOperand From, SDOperand To) {
|
|
|
|
bool isNew = PromotedNodes.insert(std::make_pair(From, To)).second;
|
|
|
|
assert(isNew && "Got into the map somehow?");
|
2005-12-20 08:53:54 +08:00
|
|
|
// If someone requests legalization of the new node, return itself.
|
|
|
|
LegalizedNodes.insert(std::make_pair(To, To));
|
2005-01-15 13:21:40 +08:00
|
|
|
}
|
2005-01-08 06:28:47 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
public:
|
|
|
|
|
2005-01-23 12:42:50 +08:00
|
|
|
SelectionDAGLegalize(SelectionDAG &DAG);
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
/// getTypeAction - Return how we should legalize values of this type, either
|
|
|
|
/// it is already legal or we need to expand it into multiple registers of
|
|
|
|
/// smaller integer type, or we need to promote it to a larger type.
|
|
|
|
LegalizeAction getTypeAction(MVT::ValueType VT) const {
|
2006-01-29 16:42:06 +08:00
|
|
|
return (LegalizeAction)ValueTypeActions.getTypeAction(VT);
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/// isTypeLegal - Return true if this type is legal on this target.
|
|
|
|
///
|
|
|
|
bool isTypeLegal(MVT::ValueType VT) const {
|
|
|
|
return getTypeAction(VT) == Legal;
|
|
|
|
}
|
|
|
|
|
|
|
|
void LegalizeDAG();
|
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
private:
|
2006-03-18 09:44:44 +08:00
|
|
|
/// HandleOp - Legalize, Promote, Expand or Pack the specified operand as
|
|
|
|
/// appropriate for its type.
|
|
|
|
void HandleOp(SDOperand Op);
|
|
|
|
|
|
|
|
/// LegalizeOp - We know that the specified value has a legal type.
|
|
|
|
/// Recursively ensure that the operands have legal types, then return the
|
|
|
|
/// result.
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand LegalizeOp(SDOperand O);
|
2006-03-18 09:44:44 +08:00
|
|
|
|
|
|
|
/// PromoteOp - Given an operation that produces a value in an invalid type,
|
|
|
|
/// promote it to compute the value into a larger type. The produced value
|
|
|
|
/// will have the correct bits for the low portion of the register, but no
|
|
|
|
/// guarantee is made about the top bits: it may be zero, sign-extended, or
|
|
|
|
/// garbage.
|
2005-01-15 13:21:40 +08:00
|
|
|
SDOperand PromoteOp(SDOperand O);
|
2005-01-07 15:47:09 +08:00
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// ExpandOp - Expand the specified SDOperand into its two component pieces
|
|
|
|
/// Lo&Hi. Note that the Op MUST be an expanded type. As a result of this,
|
|
|
|
/// the LegalizeNodes map is filled in for any results that are not expanded,
|
|
|
|
/// the ExpandedNodes map is filled in for any results that are expanded, and
|
|
|
|
/// the Lo/Hi values are returned. This applies to integer types and Vector
|
|
|
|
/// types.
|
|
|
|
void ExpandOp(SDOperand O, SDOperand &Lo, SDOperand &Hi);
|
|
|
|
|
|
|
|
/// SplitVectorOp - Given an operand of MVT::Vector type, break it down into
|
|
|
|
/// two smaller values of MVT::Vector type.
|
|
|
|
void SplitVectorOp(SDOperand O, SDOperand &Lo, SDOperand &Hi);
|
|
|
|
|
|
|
|
/// PackVectorOp - Given an operand of MVT::Vector type, convert it into the
|
|
|
|
/// equivalent operation that returns a packed value (e.g. MVT::V4F32). When
|
|
|
|
/// this is called, we know that PackedVT is the right type for the result and
|
|
|
|
/// we know that this type is legal for the target.
|
|
|
|
SDOperand PackVectorOp(SDOperand O, MVT::ValueType PackedVT);
|
|
|
|
|
2006-04-05 01:23:26 +08:00
|
|
|
/// isShuffleLegal - Return true if a vector shuffle is legal with the
|
|
|
|
/// specified mask and type. Targets can specify exactly which masks they
|
|
|
|
/// support and the code generator is tasked with not creating illegal masks.
|
|
|
|
///
|
|
|
|
/// Note that this will also return true for shuffles that are promoted to a
|
|
|
|
/// different type.
|
|
|
|
///
|
|
|
|
/// If this is a legal shuffle, this method returns the (possibly promoted)
|
|
|
|
/// build_vector Mask. If it's not a legal shuffle, it returns null.
|
|
|
|
SDNode *isShuffleLegal(MVT::ValueType VT, SDOperand Mask) const;
|
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
bool LegalizeAllNodesNotLeadingTo(SDNode *N, SDNode *Dest);
|
|
|
|
|
2006-02-01 15:19:44 +08:00
|
|
|
void LegalizeSetCCOperands(SDOperand &LHS, SDOperand &RHS, SDOperand &CC);
|
|
|
|
|
2006-03-19 14:31:19 +08:00
|
|
|
SDOperand CreateStackTemporary(MVT::ValueType VT);
|
|
|
|
|
2005-01-21 14:05:23 +08:00
|
|
|
SDOperand ExpandLibCall(const char *Name, SDNode *Node,
|
|
|
|
SDOperand &Hi);
|
|
|
|
SDOperand ExpandIntToFP(bool isSigned, MVT::ValueType DestTy,
|
|
|
|
SDOperand Source);
|
2005-07-16 08:19:57 +08:00
|
|
|
|
2005-12-23 08:16:34 +08:00
|
|
|
SDOperand ExpandBIT_CONVERT(MVT::ValueType DestVT, SDOperand SrcOp);
|
2006-03-19 14:31:19 +08:00
|
|
|
SDOperand ExpandBUILD_VECTOR(SDNode *Node);
|
2006-04-05 01:23:26 +08:00
|
|
|
SDOperand ExpandSCALAR_TO_VECTOR(SDNode *Node);
|
Added generic code expansion for [signed|unsigned] i32 to [f32|f64] casts in the
legalizer. PowerPC now uses this expansion instead of ISel version.
Example:
// signed integer to double conversion
double f1(signed x) {
return (double)x;
}
// unsigned integer to double conversion
double f2(unsigned x) {
return (double)x;
}
// signed integer to float conversion
float f3(signed x) {
return (float)x;
}
// unsigned integer to float conversion
float f4(unsigned x) {
return (float)x;
}
Byte Code:
internal fastcc double %_Z2f1i(int %x) {
entry:
%tmp.1 = cast int %x to double ; <double> [#uses=1]
ret double %tmp.1
}
internal fastcc double %_Z2f2j(uint %x) {
entry:
%tmp.1 = cast uint %x to double ; <double> [#uses=1]
ret double %tmp.1
}
internal fastcc float %_Z2f3i(int %x) {
entry:
%tmp.1 = cast int %x to float ; <float> [#uses=1]
ret float %tmp.1
}
internal fastcc float %_Z2f4j(uint %x) {
entry:
%tmp.1 = cast uint %x to float ; <float> [#uses=1]
ret float %tmp.1
}
internal fastcc double %_Z2g1i(int %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.2 = cast int %x to uint ; <uint> [#uses=1]
%tmp.3 = xor uint %tmp.2, 2147483648 ; <uint> [#uses=1]
%tmp.5 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %tmp.3, uint* %tmp.5
%tmp.9 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.10 = load double* %tmp.9 ; <double> [#uses=1]
%tmp.13 = load double* cast (long* %signed_bias to double*) ; <double> [#uses=1]
%tmp.14 = sub double %tmp.10, %tmp.13 ; <double> [#uses=1]
ret double %tmp.14
}
internal fastcc double %_Z2g2j(uint %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.1 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %x, uint* %tmp.1
%tmp.4 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.5 = load double* %tmp.4 ; <double> [#uses=1]
%tmp.8 = load double* cast (long* %unsigned_bias to double*) ; <double> [#uses=1]
%tmp.9 = sub double %tmp.5, %tmp.8 ; <double> [#uses=1]
ret double %tmp.9
}
internal fastcc float %_Z2g3i(int %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.2 = cast int %x to uint ; <uint> [#uses=1]
%tmp.3 = xor uint %tmp.2, 2147483648 ; <uint> [#uses=1]
%tmp.5 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %tmp.3, uint* %tmp.5
%tmp.9 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.10 = load double* %tmp.9 ; <double> [#uses=1]
%tmp.13 = load double* cast (long* %signed_bias to double*) ; <double> [#uses=1]
%tmp.14 = sub double %tmp.10, %tmp.13 ; <double> [#uses=1]
%tmp.16 = cast double %tmp.14 to float ; <float> [#uses=1]
ret float %tmp.16
}
internal fastcc float %_Z2g4j(uint %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.1 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %x, uint* %tmp.1
%tmp.4 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.5 = load double* %tmp.4 ; <double> [#uses=1]
%tmp.8 = load double* cast (long* %unsigned_bias to double*) ; <double> [#uses=1]
%tmp.9 = sub double %tmp.5, %tmp.8 ; <double> [#uses=1]
%tmp.11 = cast double %tmp.9 to float ; <float> [#uses=1]
ret float %tmp.11
}
PowerPC Code:
.machine ppc970
.const
.align 2
.CPIl1__Z2f1i_0: ; float 0x4330000080000000
.long 1501560836 ; float 4.5036e+15
.text
.align 2
.globl l1__Z2f1i
l1__Z2f1i:
.LBBl1__Z2f1i_0: ; entry
xoris r2, r3, 32768
stw r2, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl1__Z2f1i_0)
lfs f1, lo16(.CPIl1__Z2f1i_0)(r2)
fsub f1, f0, f1
blr
.const
.align 2
.CPIl2__Z2f2j_0: ; float 0x4330000000000000
.long 1501560832 ; float 4.5036e+15
.text
.align 2
.globl l2__Z2f2j
l2__Z2f2j:
.LBBl2__Z2f2j_0: ; entry
stw r3, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl2__Z2f2j_0)
lfs f1, lo16(.CPIl2__Z2f2j_0)(r2)
fsub f1, f0, f1
blr
.const
.align 2
.CPIl3__Z2f3i_0: ; float 0x4330000080000000
.long 1501560836 ; float 4.5036e+15
.text
.align 2
.globl l3__Z2f3i
l3__Z2f3i:
.LBBl3__Z2f3i_0: ; entry
xoris r2, r3, 32768
stw r2, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl3__Z2f3i_0)
lfs f1, lo16(.CPIl3__Z2f3i_0)(r2)
fsub f0, f0, f1
frsp f1, f0
blr
.const
.align 2
.CPIl4__Z2f4j_0: ; float 0x4330000000000000
.long 1501560832 ; float 4.5036e+15
.text
.align 2
.globl l4__Z2f4j
l4__Z2f4j:
.LBBl4__Z2f4j_0: ; entry
stw r3, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl4__Z2f4j_0)
lfs f1, lo16(.CPIl4__Z2f4j_0)(r2)
fsub f0, f0, f1
frsp f1, f0
blr
llvm-svn: 22814
2005-08-17 08:39:29 +08:00
|
|
|
SDOperand ExpandLegalINT_TO_FP(bool isSigned,
|
|
|
|
SDOperand LegalOp,
|
|
|
|
MVT::ValueType DestVT);
|
Teach the legalizer how to promote SINT_TO_FP to a wider SINT_TO_FP that
the target natively supports. This eliminates some special-case code from
the x86 backend and generates better code as well.
For an i8 to f64 conversion, before & after:
_x87 before:
subl $2, %esp
movb 6(%esp), %al
movsbw %al, %ax
movw %ax, (%esp)
filds (%esp)
addl $2, %esp
ret
_x87 after:
subl $2, %esp
movsbw 6(%esp), %ax
movw %ax, (%esp)
filds (%esp)
addl $2, %esp
ret
_sse before:
subl $12, %esp
movb 16(%esp), %al
movsbl %al, %eax
cvtsi2sd %eax, %xmm0
addl $12, %esp
ret
_sse after:
subl $12, %esp
movsbl 16(%esp), %eax
cvtsi2sd %eax, %xmm0
addl $12, %esp
ret
llvm-svn: 22452
2005-07-16 10:02:34 +08:00
|
|
|
SDOperand PromoteLegalINT_TO_FP(SDOperand LegalOp, MVT::ValueType DestVT,
|
|
|
|
bool isSigned);
|
2005-07-29 08:11:56 +08:00
|
|
|
SDOperand PromoteLegalFP_TO_INT(SDOperand LegalOp, MVT::ValueType DestVT,
|
|
|
|
bool isSigned);
|
2005-07-27 14:12:32 +08:00
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
SDOperand ExpandBSWAP(SDOperand Op);
|
|
|
|
SDOperand ExpandBitCount(unsigned Opc, SDOperand Op);
|
2005-01-19 12:19:40 +08:00
|
|
|
bool ExpandShift(unsigned Opc, SDOperand Op, SDOperand Amt,
|
|
|
|
SDOperand &Lo, SDOperand &Hi);
|
2005-04-02 12:00:59 +08:00
|
|
|
void ExpandShiftParts(unsigned NodeOp, SDOperand Op, SDOperand Amt,
|
|
|
|
SDOperand &Lo, SDOperand &Hi);
|
2005-05-12 12:49:08 +08:00
|
|
|
|
2006-04-01 01:55:51 +08:00
|
|
|
SDOperand LowerVEXTRACT_VECTOR_ELT(SDOperand Op);
|
2006-04-02 13:06:04 +08:00
|
|
|
SDOperand ExpandEXTRACT_VECTOR_ELT(SDOperand Op);
|
2006-04-01 01:55:51 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand getIntPtrConstant(uint64_t Val) {
|
|
|
|
return DAG.getConstant(Val, TLI.getPointerTy());
|
|
|
|
}
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2006-04-05 01:23:26 +08:00
|
|
|
/// isVectorShuffleLegal - Return true if a vector shuffle is legal with the
|
|
|
|
/// specified mask and type. Targets can specify exactly which masks they
|
|
|
|
/// support and the code generator is tasked with not creating illegal masks.
|
|
|
|
///
|
|
|
|
/// Note that this will also return true for shuffles that are promoted to a
|
|
|
|
/// different type.
|
|
|
|
SDNode *SelectionDAGLegalize::isShuffleLegal(MVT::ValueType VT,
|
|
|
|
SDOperand Mask) const {
|
|
|
|
switch (TLI.getOperationAction(ISD::VECTOR_SHUFFLE, VT)) {
|
|
|
|
default: return 0;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
break;
|
|
|
|
case TargetLowering::Promote: {
|
|
|
|
// If this is promoted to a different type, convert the shuffle mask and
|
|
|
|
// ask if it is legal in the promoted type!
|
|
|
|
MVT::ValueType NVT = TLI.getTypeToPromoteTo(ISD::VECTOR_SHUFFLE, VT);
|
|
|
|
|
|
|
|
// If we changed # elements, change the shuffle mask.
|
|
|
|
unsigned NumEltsGrowth =
|
|
|
|
MVT::getVectorNumElements(NVT) / MVT::getVectorNumElements(VT);
|
|
|
|
assert(NumEltsGrowth && "Cannot promote to vector type with fewer elts!");
|
|
|
|
if (NumEltsGrowth > 1) {
|
|
|
|
// Renumber the elements.
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
for (unsigned i = 0, e = Mask.getNumOperands(); i != e; ++i) {
|
|
|
|
SDOperand InOp = Mask.getOperand(i);
|
|
|
|
for (unsigned j = 0; j != NumEltsGrowth; ++j) {
|
|
|
|
if (InOp.getOpcode() == ISD::UNDEF)
|
|
|
|
Ops.push_back(DAG.getNode(ISD::UNDEF, MVT::i32));
|
|
|
|
else {
|
|
|
|
unsigned InEltNo = cast<ConstantSDNode>(InOp)->getValue();
|
|
|
|
Ops.push_back(DAG.getConstant(InEltNo*NumEltsGrowth+j, MVT::i32));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
Mask = DAG.getNode(ISD::BUILD_VECTOR, NVT, Ops);
|
|
|
|
}
|
|
|
|
VT = NVT;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return TLI.isShuffleMaskLegal(Mask, VT) ? Mask.Val : 0;
|
|
|
|
}
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// getScalarizedOpcode - Return the scalar opcode that corresponds to the
|
|
|
|
/// specified vector opcode.
|
2005-11-19 13:51:46 +08:00
|
|
|
static unsigned getScalarizedOpcode(unsigned VecOp, MVT::ValueType VT) {
|
2005-11-19 08:36:38 +08:00
|
|
|
switch (VecOp) {
|
|
|
|
default: assert(0 && "Don't know how to scalarize this opcode!");
|
2006-03-03 15:01:07 +08:00
|
|
|
case ISD::VADD: return MVT::isInteger(VT) ? ISD::ADD : ISD::FADD;
|
|
|
|
case ISD::VSUB: return MVT::isInteger(VT) ? ISD::SUB : ISD::FSUB;
|
|
|
|
case ISD::VMUL: return MVT::isInteger(VT) ? ISD::MUL : ISD::FMUL;
|
|
|
|
case ISD::VSDIV: return MVT::isInteger(VT) ? ISD::SDIV: ISD::FDIV;
|
|
|
|
case ISD::VUDIV: return MVT::isInteger(VT) ? ISD::UDIV: ISD::FDIV;
|
|
|
|
case ISD::VAND: return MVT::isInteger(VT) ? ISD::AND : 0;
|
|
|
|
case ISD::VOR: return MVT::isInteger(VT) ? ISD::OR : 0;
|
|
|
|
case ISD::VXOR: return MVT::isInteger(VT) ? ISD::XOR : 0;
|
2005-11-19 08:36:38 +08:00
|
|
|
}
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
|
2005-01-23 12:42:50 +08:00
|
|
|
SelectionDAGLegalize::SelectionDAGLegalize(SelectionDAG &dag)
|
|
|
|
: TLI(dag.getTargetLoweringInfo()), DAG(dag),
|
|
|
|
ValueTypeActions(TLI.getValueTypeActions()) {
|
2005-11-29 13:45:29 +08:00
|
|
|
assert(MVT::LAST_VALUETYPE <= 32 &&
|
2005-01-07 15:47:09 +08:00
|
|
|
"Too many value types for ValueTypeActions to hold!");
|
|
|
|
}
|
|
|
|
|
2005-10-06 09:20:27 +08:00
|
|
|
/// ComputeTopDownOrdering - Add the specified node to the Order list if it has
|
|
|
|
/// not been visited yet and if all of its operands have already been visited.
|
|
|
|
static void ComputeTopDownOrdering(SDNode *N, std::vector<SDNode*> &Order,
|
|
|
|
std::map<SDNode*, unsigned> &Visited) {
|
|
|
|
if (++Visited[N] != N->getNumOperands())
|
|
|
|
return; // Haven't visited all operands yet
|
|
|
|
|
|
|
|
Order.push_back(N);
|
|
|
|
|
|
|
|
if (N->hasOneUse()) { // Tail recurse in common case.
|
|
|
|
ComputeTopDownOrdering(*N->use_begin(), Order, Visited);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Now that we have N in, add anything that uses it if all of their operands
|
|
|
|
// are now done.
|
|
|
|
for (SDNode::use_iterator UI = N->use_begin(), E = N->use_end(); UI != E;++UI)
|
|
|
|
ComputeTopDownOrdering(*UI, Order, Visited);
|
|
|
|
}
|
|
|
|
|
2005-07-29 08:11:56 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
void SelectionDAGLegalize::LegalizeDAG() {
|
2006-02-13 17:18:02 +08:00
|
|
|
LastCALLSEQ_END = DAG.getEntryNode();
|
|
|
|
IsLegalizingCall = false;
|
|
|
|
|
2005-10-03 01:49:46 +08:00
|
|
|
// The legalize process is inherently a bottom-up recursive process (users
|
|
|
|
// legalize their uses before themselves). Given infinite stack space, we
|
|
|
|
// could just start legalizing on the root and traverse the whole graph. In
|
|
|
|
// practice however, this causes us to run out of stack space on large basic
|
2005-10-06 09:20:27 +08:00
|
|
|
// blocks. To avoid this problem, compute an ordering of the nodes where each
|
|
|
|
// node is only legalized after all of its operands are legalized.
|
|
|
|
std::map<SDNode*, unsigned> Visited;
|
|
|
|
std::vector<SDNode*> Order;
|
2005-10-03 01:49:46 +08:00
|
|
|
|
2005-10-06 09:20:27 +08:00
|
|
|
// Compute ordering from all of the leaves in the graphs, those (like the
|
|
|
|
// entry node) that have no operands.
|
|
|
|
for (SelectionDAG::allnodes_iterator I = DAG.allnodes_begin(),
|
|
|
|
E = DAG.allnodes_end(); I != E; ++I) {
|
2005-11-10 07:47:37 +08:00
|
|
|
if (I->getNumOperands() == 0) {
|
|
|
|
Visited[I] = 0 - 1U;
|
|
|
|
ComputeTopDownOrdering(I, Order, Visited);
|
2005-10-03 01:49:46 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-11-10 07:47:37 +08:00
|
|
|
assert(Order.size() == Visited.size() &&
|
|
|
|
Order.size() ==
|
|
|
|
(unsigned)std::distance(DAG.allnodes_begin(), DAG.allnodes_end()) &&
|
2005-10-06 09:20:27 +08:00
|
|
|
"Error: DAG is cyclic!");
|
|
|
|
Visited.clear();
|
2005-10-03 01:49:46 +08:00
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
for (unsigned i = 0, e = Order.size(); i != e; ++i)
|
|
|
|
HandleOp(SDOperand(Order[i], 0));
|
2005-10-06 09:20:27 +08:00
|
|
|
|
|
|
|
// Finally, it's possible the root changed. Get the new root.
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand OldRoot = DAG.getRoot();
|
2005-10-06 09:20:27 +08:00
|
|
|
assert(LegalizedNodes.count(OldRoot) && "Root didn't get legalized?");
|
|
|
|
DAG.setRoot(LegalizedNodes[OldRoot]);
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
ExpandedNodes.clear();
|
|
|
|
LegalizedNodes.clear();
|
2005-01-16 09:11:45 +08:00
|
|
|
PromotedNodes.clear();
|
2006-03-18 09:44:44 +08:00
|
|
|
SplitNodes.clear();
|
|
|
|
PackedNodes.clear();
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
// Remove dead nodes now.
|
2005-01-08 05:09:37 +08:00
|
|
|
DAG.RemoveDeadNodes(OldRoot.Val);
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
|
|
|
|
/// FindCallEndFromCallStart - Given a chained node that is part of a call
|
|
|
|
/// sequence, find the CALLSEQ_END node that terminates the call sequence.
|
|
|
|
static SDNode *FindCallEndFromCallStart(SDNode *Node) {
|
|
|
|
if (Node->getOpcode() == ISD::CALLSEQ_END)
|
|
|
|
return Node;
|
|
|
|
if (Node->use_empty())
|
|
|
|
return 0; // No CallSeqEnd
|
|
|
|
|
|
|
|
// The chain is usually at the end.
|
|
|
|
SDOperand TheChain(Node, Node->getNumValues()-1);
|
|
|
|
if (TheChain.getValueType() != MVT::Other) {
|
|
|
|
// Sometimes it's at the beginning.
|
|
|
|
TheChain = SDOperand(Node, 0);
|
|
|
|
if (TheChain.getValueType() != MVT::Other) {
|
|
|
|
// Otherwise, hunt for it.
|
|
|
|
for (unsigned i = 1, e = Node->getNumValues(); i != e; ++i)
|
|
|
|
if (Node->getValueType(i) == MVT::Other) {
|
|
|
|
TheChain = SDOperand(Node, i);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, we walked into a node without a chain.
|
|
|
|
if (TheChain.getValueType() != MVT::Other)
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
for (SDNode::use_iterator UI = Node->use_begin(),
|
|
|
|
E = Node->use_end(); UI != E; ++UI) {
|
|
|
|
|
|
|
|
// Make sure to only follow users of our token chain.
|
|
|
|
SDNode *User = *UI;
|
|
|
|
for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i)
|
|
|
|
if (User->getOperand(i) == TheChain)
|
|
|
|
if (SDNode *Result = FindCallEndFromCallStart(User))
|
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// FindCallStartFromCallEnd - Given a chained node that is part of a call
|
|
|
|
/// sequence, find the CALLSEQ_START node that initiates the call sequence.
|
|
|
|
static SDNode *FindCallStartFromCallEnd(SDNode *Node) {
|
|
|
|
assert(Node && "Didn't find callseq_start for a call??");
|
|
|
|
if (Node->getOpcode() == ISD::CALLSEQ_START) return Node;
|
|
|
|
|
|
|
|
assert(Node->getOperand(0).getValueType() == MVT::Other &&
|
|
|
|
"Node doesn't have a token chain argument!");
|
|
|
|
return FindCallStartFromCallEnd(Node->getOperand(0).Val);
|
|
|
|
}
|
|
|
|
|
|
|
|
/// LegalizeAllNodesNotLeadingTo - Recursively walk the uses of N, looking to
|
|
|
|
/// see if any uses can reach Dest. If no dest operands can get to dest,
|
|
|
|
/// legalize them, legalize ourself, and return false, otherwise, return true.
|
|
|
|
bool SelectionDAGLegalize::LegalizeAllNodesNotLeadingTo(SDNode *N,
|
|
|
|
SDNode *Dest) {
|
|
|
|
if (N == Dest) return true; // N certainly leads to Dest :)
|
|
|
|
|
|
|
|
// If the first result of this node has been already legalized, then it cannot
|
|
|
|
// reach N.
|
|
|
|
switch (getTypeAction(N->getValueType(0))) {
|
|
|
|
case Legal:
|
|
|
|
if (LegalizedNodes.count(SDOperand(N, 0))) return false;
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
if (PromotedNodes.count(SDOperand(N, 0))) return false;
|
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
if (ExpandedNodes.count(SDOperand(N, 0))) return false;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Okay, this node has not already been legalized. Check and legalize all
|
|
|
|
// operands. If none lead to Dest, then we can legalize this node.
|
|
|
|
bool OperandsLeadToDest = false;
|
|
|
|
for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i)
|
|
|
|
OperandsLeadToDest |= // If an operand leads to Dest, so do we.
|
|
|
|
LegalizeAllNodesNotLeadingTo(N->getOperand(i).Val, Dest);
|
|
|
|
|
|
|
|
if (OperandsLeadToDest) return true;
|
|
|
|
|
|
|
|
// Okay, this node looks safe, legalize it and return false.
|
|
|
|
switch (getTypeAction(N->getValueType(0))) {
|
|
|
|
case Legal:
|
|
|
|
LegalizeOp(SDOperand(N, 0));
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
PromoteOp(SDOperand(N, 0));
|
|
|
|
break;
|
|
|
|
case Expand: {
|
|
|
|
SDOperand X, Y;
|
|
|
|
ExpandOp(SDOperand(N, 0), X, Y);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// HandleOp - Legalize, Promote, Expand or Pack the specified operand as
|
|
|
|
/// appropriate for its type.
|
|
|
|
void SelectionDAGLegalize::HandleOp(SDOperand Op) {
|
|
|
|
switch (getTypeAction(Op.getValueType())) {
|
|
|
|
default: assert(0 && "Bad type action!");
|
|
|
|
case Legal: LegalizeOp(Op); break;
|
|
|
|
case Promote: PromoteOp(Op); break;
|
|
|
|
case Expand:
|
|
|
|
if (Op.getValueType() != MVT::Vector) {
|
|
|
|
SDOperand X, Y;
|
|
|
|
ExpandOp(Op, X, Y);
|
|
|
|
} else {
|
|
|
|
SDNode *N = Op.Val;
|
|
|
|
unsigned NumOps = N->getNumOperands();
|
|
|
|
unsigned NumElements =
|
|
|
|
cast<ConstantSDNode>(N->getOperand(NumOps-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(N->getOperand(NumOps-1))->getVT();
|
|
|
|
MVT::ValueType PackedVT = getVectorType(EVT, NumElements);
|
|
|
|
if (PackedVT != MVT::Other && TLI.isTypeLegal(PackedVT)) {
|
|
|
|
// In the common case, this is a legal vector type, convert it to the
|
|
|
|
// packed operation and type now.
|
|
|
|
PackVectorOp(Op, PackedVT);
|
|
|
|
} else if (NumElements == 1) {
|
|
|
|
// Otherwise, if this is a single element vector, convert it to a
|
|
|
|
// scalar operation.
|
|
|
|
PackVectorOp(Op, EVT);
|
|
|
|
} else {
|
|
|
|
// Otherwise, this is a multiple element vector that isn't supported.
|
|
|
|
// Split it in half and legalize both parts.
|
|
|
|
SDOperand X, Y;
|
2006-03-19 08:07:49 +08:00
|
|
|
SplitVectorOp(Op, X, Y);
|
2006-03-18 09:44:44 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2006-02-13 17:18:02 +08:00
|
|
|
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// LegalizeOp - We know that the specified value has a legal type.
|
|
|
|
/// Recursively ensure that the operands have legal types, then return the
|
|
|
|
/// result.
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
|
2005-08-25 00:35:28 +08:00
|
|
|
assert(isTypeLegal(Op.getValueType()) &&
|
2005-01-09 04:35:13 +08:00
|
|
|
"Caller should expand or promote operands that are not legal!");
|
2005-05-13 00:53:42 +08:00
|
|
|
SDNode *Node = Op.Val;
|
2005-01-09 04:35:13 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
// If this operation defines any values that cannot be represented in a
|
2005-01-09 04:35:13 +08:00
|
|
|
// register on this target, make sure to expand or promote them.
|
2005-05-13 00:53:42 +08:00
|
|
|
if (Node->getNumValues() > 1) {
|
|
|
|
for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
|
2006-03-18 09:44:44 +08:00
|
|
|
if (getTypeAction(Node->getValueType(i)) != Legal) {
|
|
|
|
HandleOp(Op.getValue(i));
|
2005-01-07 15:47:09 +08:00
|
|
|
assert(LegalizedNodes.count(Op) &&
|
2006-03-18 09:44:44 +08:00
|
|
|
"Handling didn't add legal operands!");
|
2005-01-15 13:21:40 +08:00
|
|
|
return LegalizedNodes[Op];
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-05-13 00:53:42 +08:00
|
|
|
// Note that LegalizeOp may be reentered even from single-use nodes, which
|
|
|
|
// means that we always must cache transformed nodes.
|
2005-01-11 13:57:22 +08:00
|
|
|
std::map<SDOperand, SDOperand>::iterator I = LegalizedNodes.find(Op);
|
|
|
|
if (I != LegalizedNodes.end()) return I->second;
|
2005-01-07 15:47:09 +08:00
|
|
|
|
2005-08-11 04:51:12 +08:00
|
|
|
SDOperand Tmp1, Tmp2, Tmp3, Tmp4;
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand Result = Op;
|
2006-01-28 15:39:30 +08:00
|
|
|
bool isCustom = false;
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
switch (Node->getOpcode()) {
|
2006-01-28 16:31:04 +08:00
|
|
|
case ISD::FrameIndex:
|
|
|
|
case ISD::EntryToken:
|
|
|
|
case ISD::Register:
|
|
|
|
case ISD::BasicBlock:
|
|
|
|
case ISD::TargetFrameIndex:
|
|
|
|
case ISD::TargetConstant:
|
2006-01-29 14:26:56 +08:00
|
|
|
case ISD::TargetConstantFP:
|
2006-01-28 16:31:04 +08:00
|
|
|
case ISD::TargetConstantPool:
|
|
|
|
case ISD::TargetGlobalAddress:
|
|
|
|
case ISD::TargetExternalSymbol:
|
|
|
|
case ISD::VALUETYPE:
|
|
|
|
case ISD::SRCVALUE:
|
|
|
|
case ISD::STRING:
|
|
|
|
case ISD::CONDCODE:
|
|
|
|
// Primitives must all be legal.
|
|
|
|
assert(TLI.isOperationLegal(Node->getValueType(0), Node->getValueType(0)) &&
|
|
|
|
"This must be legal!");
|
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
default:
|
2005-05-14 14:34:48 +08:00
|
|
|
if (Node->getOpcode() >= ISD::BUILTIN_OP_END) {
|
|
|
|
// If this is a target node, legalize it by legalizing the operands then
|
|
|
|
// passing it through.
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
bool Changed = false;
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
|
|
|
|
Ops.push_back(LegalizeOp(Node->getOperand(i)));
|
|
|
|
Changed = Changed || Node->getOperand(i) != Ops.back();
|
|
|
|
}
|
|
|
|
if (Changed)
|
|
|
|
if (Node->getNumValues() == 1)
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), Node->getValueType(0), Ops);
|
|
|
|
else {
|
|
|
|
std::vector<MVT::ValueType> VTs(Node->value_begin(),
|
|
|
|
Node->value_end());
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), VTs, Ops);
|
|
|
|
}
|
|
|
|
|
|
|
|
for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
|
|
|
|
AddLegalizedOperand(Op.getValue(i), Result.getValue(i));
|
|
|
|
return Result.getValue(Op.ResNo);
|
|
|
|
}
|
|
|
|
// Otherwise this is an unhandled builtin node. splat.
|
2005-01-07 15:47:09 +08:00
|
|
|
std::cerr << "NODE: "; Node->dump(); std::cerr << "\n";
|
|
|
|
assert(0 && "Do not know how to legalize this operator!");
|
|
|
|
abort();
|
|
|
|
case ISD::GlobalAddress:
|
2005-01-08 05:45:56 +08:00
|
|
|
case ISD::ExternalSymbol:
|
2005-01-15 06:38:01 +08:00
|
|
|
case ISD::ConstantPool: // Nothing to do.
|
2005-11-17 14:41:44 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 16:31:04 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Op, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
// FALLTHROUGH if the target doesn't want to lower this op after all.
|
2005-11-17 14:41:44 +08:00
|
|
|
case TargetLowering::Legal:
|
|
|
|
break;
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2005-09-02 09:15:01 +08:00
|
|
|
case ISD::AssertSext:
|
|
|
|
case ISD::AssertZext:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
2005-09-02 09:15:01 +08:00
|
|
|
break;
|
2005-11-21 06:56:56 +08:00
|
|
|
case ISD::MERGE_VALUES:
|
2006-01-28 18:58:55 +08:00
|
|
|
// Legalize eliminates MERGE_VALUES nodes.
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = Node->getOperand(Op.ResNo);
|
|
|
|
break;
|
2005-01-15 06:38:01 +08:00
|
|
|
case ISD::CopyFromReg:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2005-12-18 23:27:43 +08:00
|
|
|
Result = Op.getValue(0);
|
2005-12-18 23:36:21 +08:00
|
|
|
if (Node->getNumValues() == 2) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
2005-12-18 23:27:43 +08:00
|
|
|
} else {
|
2005-12-18 23:36:21 +08:00
|
|
|
assert(Node->getNumValues() == 3 && "Invalid copyfromreg!");
|
2006-01-28 18:58:55 +08:00
|
|
|
if (Node->getNumOperands() == 3) {
|
2005-12-18 23:36:21 +08:00
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(2));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1),Tmp2);
|
|
|
|
} else {
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
|
|
|
}
|
2005-12-18 23:27:43 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(2), Result.getValue(2));
|
|
|
|
}
|
2005-01-28 14:27:38 +08:00
|
|
|
// Since CopyFromReg produces two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
|
|
|
AddLegalizedOperand(Op.getValue(0), Result);
|
|
|
|
AddLegalizedOperand(Op.getValue(1), Result.getValue(1));
|
|
|
|
return Result.getValue(Op.ResNo);
|
2005-04-02 06:34:39 +08:00
|
|
|
case ISD::UNDEF: {
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
|
|
|
switch (TLI.getOperationAction(ISD::UNDEF, VT)) {
|
2005-04-02 08:41:14 +08:00
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Expand:
|
2005-04-02 06:34:39 +08:00
|
|
|
if (MVT::isInteger(VT))
|
|
|
|
Result = DAG.getConstant(0, VT);
|
|
|
|
else if (MVT::isFloatingPoint(VT))
|
|
|
|
Result = DAG.getConstantFP(0, VT);
|
|
|
|
else
|
|
|
|
assert(0 && "Unknown value type!");
|
|
|
|
break;
|
2005-04-02 08:41:14 +08:00
|
|
|
case TargetLowering::Legal:
|
2005-04-02 06:34:39 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
2006-03-24 10:26:29 +08:00
|
|
|
|
2006-03-28 08:40:33 +08:00
|
|
|
case ISD::INTRINSIC_W_CHAIN:
|
|
|
|
case ISD::INTRINSIC_WO_CHAIN:
|
|
|
|
case ISD::INTRINSIC_VOID: {
|
2006-03-24 10:26:29 +08:00
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i)
|
|
|
|
Ops.push_back(LegalizeOp(Node->getOperand(i)));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
2006-03-26 17:12:51 +08:00
|
|
|
|
|
|
|
// Allow the target to custom lower its intrinsics if it wants to.
|
2006-03-28 08:40:33 +08:00
|
|
|
if (TLI.getOperationAction(Node->getOpcode(), MVT::Other) ==
|
2006-03-26 17:12:51 +08:00
|
|
|
TargetLowering::Custom) {
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) Result = Tmp3;
|
2006-03-28 04:28:29 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (Result.Val->getNumValues() == 1) break;
|
|
|
|
|
|
|
|
// Must have return value and chain result.
|
|
|
|
assert(Result.Val->getNumValues() == 2 &&
|
|
|
|
"Cannot return more than two values!");
|
|
|
|
|
|
|
|
// Since loads produce two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
|
|
|
return Result.getValue(Op.ResNo);
|
2006-03-24 10:26:29 +08:00
|
|
|
}
|
2005-11-29 14:21:05 +08:00
|
|
|
|
|
|
|
case ISD::LOCATION:
|
|
|
|
assert(Node->getNumOperands() == 5 && "Invalid LOCATION node!");
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the input chain.
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::LOCATION, MVT::Other)) {
|
|
|
|
case TargetLowering::Promote:
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2005-12-17 06:45:29 +08:00
|
|
|
case TargetLowering::Expand: {
|
2006-01-05 06:28:25 +08:00
|
|
|
MachineDebugInfo *DebugInfo = DAG.getMachineDebugInfo();
|
2006-01-05 09:25:28 +08:00
|
|
|
bool useDEBUG_LOC = TLI.isOperationLegal(ISD::DEBUG_LOC, MVT::Other);
|
|
|
|
bool useDEBUG_LABEL = TLI.isOperationLegal(ISD::DEBUG_LABEL, MVT::Other);
|
|
|
|
|
|
|
|
if (DebugInfo && (useDEBUG_LOC || useDEBUG_LABEL)) {
|
|
|
|
const std::string &FName =
|
2005-12-22 04:51:37 +08:00
|
|
|
cast<StringSDNode>(Node->getOperand(3))->getValue();
|
2006-01-05 09:25:28 +08:00
|
|
|
const std::string &DirName =
|
2005-12-22 04:51:37 +08:00
|
|
|
cast<StringSDNode>(Node->getOperand(4))->getValue();
|
2006-01-18 01:31:53 +08:00
|
|
|
unsigned SrcFile = DebugInfo->RecordSource(DirName, FName);
|
2006-01-05 09:25:28 +08:00
|
|
|
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
Ops.push_back(Tmp1); // chain
|
|
|
|
SDOperand LineOp = Node->getOperand(1);
|
|
|
|
SDOperand ColOp = Node->getOperand(2);
|
|
|
|
|
|
|
|
if (useDEBUG_LOC) {
|
|
|
|
Ops.push_back(LineOp); // line #
|
|
|
|
Ops.push_back(ColOp); // col #
|
|
|
|
Ops.push_back(DAG.getConstant(SrcFile, MVT::i32)); // source file id
|
|
|
|
Result = DAG.getNode(ISD::DEBUG_LOC, MVT::Other, Ops);
|
|
|
|
} else {
|
2006-02-16 03:34:44 +08:00
|
|
|
unsigned Line = cast<ConstantSDNode>(LineOp)->getValue();
|
|
|
|
unsigned Col = cast<ConstantSDNode>(ColOp)->getValue();
|
2006-01-05 09:25:28 +08:00
|
|
|
unsigned ID = DebugInfo->RecordLabel(Line, Col, SrcFile);
|
|
|
|
Ops.push_back(DAG.getConstant(ID, MVT::i32));
|
|
|
|
Result = DAG.getNode(ISD::DEBUG_LABEL, MVT::Other, Ops);
|
|
|
|
}
|
2005-12-22 04:51:37 +08:00
|
|
|
} else {
|
|
|
|
Result = Tmp1; // chain
|
|
|
|
}
|
2005-11-29 14:21:05 +08:00
|
|
|
break;
|
2005-12-19 07:54:29 +08:00
|
|
|
}
|
2005-11-29 14:21:05 +08:00
|
|
|
case TargetLowering::Legal:
|
2005-12-02 02:21:35 +08:00
|
|
|
if (Tmp1 != Node->getOperand(0) ||
|
|
|
|
getTypeAction(Node->getOperand(1).getValueType()) == Promote) {
|
2005-11-29 14:21:05 +08:00
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
Ops.push_back(Tmp1);
|
2005-12-02 02:21:35 +08:00
|
|
|
if (getTypeAction(Node->getOperand(1).getValueType()) == Legal) {
|
|
|
|
Ops.push_back(Node->getOperand(1)); // line # must be legal.
|
|
|
|
Ops.push_back(Node->getOperand(2)); // col # must be legal.
|
|
|
|
} else {
|
|
|
|
// Otherwise promote them.
|
|
|
|
Ops.push_back(PromoteOp(Node->getOperand(1)));
|
|
|
|
Ops.push_back(PromoteOp(Node->getOperand(2)));
|
|
|
|
}
|
2005-11-29 14:21:05 +08:00
|
|
|
Ops.push_back(Node->getOperand(3)); // filename must be legal.
|
|
|
|
Ops.push_back(Node->getOperand(4)); // working dir # must be legal.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
2005-11-29 14:21:05 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-12-17 06:45:29 +08:00
|
|
|
|
|
|
|
case ISD::DEBUG_LOC:
|
2006-01-05 09:25:28 +08:00
|
|
|
assert(Node->getNumOperands() == 4 && "Invalid DEBUG_LOC node!");
|
2005-12-17 06:45:29 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::DEBUG_LOC, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-05 09:25:28 +08:00
|
|
|
case TargetLowering::Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the line #.
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the col #.
|
|
|
|
Tmp4 = LegalizeOp(Node->getOperand(3)); // Legalize the source file id.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3, Tmp4);
|
2006-01-05 09:25:28 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::DEBUG_LABEL:
|
|
|
|
assert(Node->getNumOperands() == 2 && "Invalid DEBUG_LABEL node!");
|
|
|
|
switch (TLI.getOperationAction(ISD::DEBUG_LABEL, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the label id.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2005-12-17 06:45:29 +08:00
|
|
|
break;
|
|
|
|
}
|
2006-02-17 13:43:56 +08:00
|
|
|
break;
|
2005-11-29 14:21:05 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::Constant:
|
|
|
|
// We know we don't need to expand constants here, constants only have one
|
|
|
|
// value and we check that it is fine above.
|
|
|
|
|
|
|
|
// FIXME: Maybe we should handle things like targets that don't support full
|
|
|
|
// 32-bit immediates?
|
|
|
|
break;
|
|
|
|
case ISD::ConstantFP: {
|
|
|
|
// Spill FP immediates to the constant pool if the target cannot directly
|
|
|
|
// codegen them. Targets often have some immediate values that can be
|
|
|
|
// efficiently generated into an FP register without a load. We explicitly
|
|
|
|
// leave these constants as ConstantFP nodes for the target to deal with.
|
|
|
|
ConstantFPSDNode *CFP = cast<ConstantFPSDNode>(Node);
|
|
|
|
|
|
|
|
// Check to see if this FP immediate is already legal.
|
|
|
|
bool isLegal = false;
|
|
|
|
for (TargetLowering::legal_fpimm_iterator I = TLI.legal_fpimm_begin(),
|
|
|
|
E = TLI.legal_fpimm_end(); I != E; ++I)
|
|
|
|
if (CFP->isExactlyValue(*I)) {
|
|
|
|
isLegal = true;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2006-01-29 14:26:56 +08:00
|
|
|
// If this is a legal constant, turn it into a TargetConstantFP node.
|
|
|
|
if (isLegal) {
|
|
|
|
Result = DAG.getTargetConstantFP(CFP->getValue(), CFP->getValueType(0));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::ConstantFP, CFP->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
|
|
|
case TargetLowering::Expand:
|
2005-01-07 15:47:09 +08:00
|
|
|
// Otherwise we need to spill the constant to memory.
|
|
|
|
bool Extend = false;
|
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
// If a FP immediate is precise when represented as a float and if the
|
|
|
|
// target can do an extending load from float to double, we put it into
|
|
|
|
// the constant pool as a float, even if it's is statically typed as a
|
|
|
|
// double.
|
2005-01-07 15:47:09 +08:00
|
|
|
MVT::ValueType VT = CFP->getValueType(0);
|
|
|
|
bool isDouble = VT == MVT::f64;
|
|
|
|
ConstantFP *LLVMC = ConstantFP::get(isDouble ? Type::DoubleTy :
|
|
|
|
Type::FloatTy, CFP->getValue());
|
2005-01-29 06:58:25 +08:00
|
|
|
if (isDouble && CFP->isExactlyValue((float)CFP->getValue()) &&
|
|
|
|
// Only do this if the target has a native EXTLOAD instruction from
|
|
|
|
// f32.
|
2005-08-25 00:35:28 +08:00
|
|
|
TLI.isOperationLegal(ISD::EXTLOAD, MVT::f32)) {
|
2005-01-07 15:47:09 +08:00
|
|
|
LLVMC = cast<ConstantFP>(ConstantExpr::getCast(LLVMC, Type::FloatTy));
|
|
|
|
VT = MVT::f32;
|
|
|
|
Extend = true;
|
|
|
|
}
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
SDOperand CPIdx = DAG.getConstantPool(LLVMC, TLI.getPointerTy());
|
2005-01-16 13:06:12 +08:00
|
|
|
if (Extend) {
|
2005-07-10 09:55:33 +08:00
|
|
|
Result = DAG.getExtLoad(ISD::EXTLOAD, MVT::f64, DAG.getEntryNode(),
|
|
|
|
CPIdx, DAG.getSrcValue(NULL), MVT::f32);
|
2005-01-16 13:06:12 +08:00
|
|
|
} else {
|
2005-05-10 04:23:03 +08:00
|
|
|
Result = DAG.getLoad(VT, DAG.getEntryNode(), CPIdx,
|
|
|
|
DAG.getSrcValue(NULL));
|
2005-01-16 13:06:12 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
2005-11-10 02:48:57 +08:00
|
|
|
case ISD::TokenFactor:
|
|
|
|
if (Node->getNumOperands() == 2) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
|
|
|
} else if (Node->getNumOperands() == 3) {
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
|
2005-11-10 02:48:57 +08:00
|
|
|
} else {
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
// Legalize the operands.
|
2006-01-28 18:58:55 +08:00
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i)
|
|
|
|
Ops.push_back(LegalizeOp(Node->getOperand(i)));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
2005-01-14 01:59:25 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2006-03-19 08:52:58 +08:00
|
|
|
case ISD::BUILD_VECTOR:
|
|
|
|
switch (TLI.getOperationAction(ISD::BUILD_VECTOR, Node->getValueType(0))) {
|
2006-03-19 09:17:20 +08:00
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
2006-03-19 14:31:19 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = ExpandBUILD_VECTOR(Result.Val);
|
2006-03-19 08:52:58 +08:00
|
|
|
break;
|
2006-03-19 09:17:20 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case ISD::INSERT_VECTOR_ELT:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // InVec
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // InVal
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // InEltNo
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::INSERT_VECTOR_ELT,
|
|
|
|
Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
|
|
|
case TargetLowering::Expand: {
|
|
|
|
// If the target doesn't support this, we have to spill the input vector
|
|
|
|
// to a temporary stack slot, update the element, then reload it. This is
|
|
|
|
// badness. We could also load the value into a vector register (either
|
|
|
|
// with a "move to register" or "extload into register" instruction, then
|
|
|
|
// permute it into place, if the idx is a constant and if the idx is
|
|
|
|
// supported by the target.
|
2006-04-08 09:46:37 +08:00
|
|
|
MVT::ValueType VT = Tmp1.getValueType();
|
|
|
|
MVT::ValueType EltVT = Tmp2.getValueType();
|
|
|
|
MVT::ValueType IdxVT = Tmp3.getValueType();
|
|
|
|
MVT::ValueType PtrVT = TLI.getPointerTy();
|
|
|
|
SDOperand StackPtr = CreateStackTemporary(VT);
|
2006-03-31 09:27:51 +08:00
|
|
|
// Store the vector.
|
|
|
|
SDOperand Ch = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Tmp1, StackPtr, DAG.getSrcValue(NULL));
|
|
|
|
|
|
|
|
// Truncate or zero extend offset to target pointer type.
|
2006-04-08 09:46:37 +08:00
|
|
|
unsigned CastOpc = (IdxVT > PtrVT) ? ISD::TRUNCATE : ISD::ZERO_EXTEND;
|
|
|
|
Tmp3 = DAG.getNode(CastOpc, PtrVT, Tmp3);
|
2006-03-31 09:27:51 +08:00
|
|
|
// Add the offset to the index.
|
2006-04-08 09:46:37 +08:00
|
|
|
unsigned EltSize = MVT::getSizeInBits(EltVT)/8;
|
|
|
|
Tmp3 = DAG.getNode(ISD::MUL, IdxVT, Tmp3,DAG.getConstant(EltSize, IdxVT));
|
|
|
|
SDOperand StackPtr2 = DAG.getNode(ISD::ADD, IdxVT, Tmp3, StackPtr);
|
2006-03-31 09:27:51 +08:00
|
|
|
// Store the scalar value.
|
|
|
|
Ch = DAG.getNode(ISD::STORE, MVT::Other, Ch,
|
|
|
|
Tmp2, StackPtr2, DAG.getSrcValue(NULL));
|
|
|
|
// Load the updated vector.
|
2006-04-08 09:46:37 +08:00
|
|
|
Result = DAG.getLoad(VT, Ch, StackPtr, DAG.getSrcValue(NULL));
|
2006-03-19 09:17:20 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
2006-03-19 14:31:19 +08:00
|
|
|
case ISD::SCALAR_TO_VECTOR:
|
2006-04-05 01:23:26 +08:00
|
|
|
if (!TLI.isTypeLegal(Node->getOperand(0).getValueType())) {
|
|
|
|
Result = LegalizeOp(ExpandSCALAR_TO_VECTOR(Node));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2006-03-19 14:31:19 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // InVal
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
|
|
|
switch (TLI.getOperationAction(ISD::SCALAR_TO_VECTOR,
|
|
|
|
Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
break;
|
2006-03-19 14:47:21 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
2006-04-05 01:23:26 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = LegalizeOp(ExpandSCALAR_TO_VECTOR(Node));
|
2006-03-19 14:31:19 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2006-03-20 09:52:29 +08:00
|
|
|
case ISD::VECTOR_SHUFFLE:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the input vectors,
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // but not the shuffle mask.
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
|
|
|
|
|
|
|
// Allow targets to custom lower the SHUFFLEs they support.
|
2006-04-05 01:23:26 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::VECTOR_SHUFFLE,Result.getValueType())) {
|
|
|
|
default: assert(0 && "Unknown operation action!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
assert(isShuffleLegal(Result.getValueType(), Node->getOperand(2)) &&
|
|
|
|
"vector shuffle should not be created if not legal!");
|
|
|
|
break;
|
|
|
|
case TargetLowering::Custom:
|
2006-04-05 14:07:11 +08:00
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
|
|
|
case TargetLowering::Expand: {
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
MVT::ValueType EltVT = MVT::getVectorBaseType(VT);
|
|
|
|
MVT::ValueType PtrVT = TLI.getPointerTy();
|
|
|
|
SDOperand Mask = Node->getOperand(2);
|
|
|
|
unsigned NumElems = Mask.getNumOperands();
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
for (unsigned i = 0; i != NumElems; ++i) {
|
|
|
|
SDOperand Arg = Mask.getOperand(i);
|
|
|
|
if (Arg.getOpcode() == ISD::UNDEF) {
|
|
|
|
Ops.push_back(DAG.getNode(ISD::UNDEF, EltVT));
|
|
|
|
} else {
|
|
|
|
assert(isa<ConstantSDNode>(Arg) && "Invalid VECTOR_SHUFFLE mask!");
|
|
|
|
unsigned Idx = cast<ConstantSDNode>(Arg)->getValue();
|
|
|
|
if (Idx < NumElems)
|
|
|
|
Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp1,
|
|
|
|
DAG.getConstant(Idx, PtrVT)));
|
|
|
|
else
|
|
|
|
Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp2,
|
|
|
|
DAG.getConstant(Idx - NumElems, PtrVT)));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
Result = DAG.getNode(ISD::BUILD_VECTOR, VT, Ops);
|
2006-04-05 01:23:26 +08:00
|
|
|
break;
|
2006-04-05 14:07:11 +08:00
|
|
|
}
|
2006-04-05 01:23:26 +08:00
|
|
|
case TargetLowering::Promote: {
|
|
|
|
// Change base type to a different vector type.
|
|
|
|
MVT::ValueType OVT = Node->getValueType(0);
|
|
|
|
MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
|
|
|
|
|
|
|
|
// Cast the two input vectors.
|
|
|
|
Tmp1 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp1);
|
|
|
|
Tmp2 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp2);
|
|
|
|
|
|
|
|
// Convert the shuffle mask to the right # elements.
|
|
|
|
Tmp3 = SDOperand(isShuffleLegal(OVT, Node->getOperand(2)), 0);
|
|
|
|
assert(Tmp3.Val && "Shuffle not legal?");
|
|
|
|
Result = DAG.getNode(ISD::VECTOR_SHUFFLE, NVT, Tmp1, Tmp2, Tmp3);
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, OVT, Result);
|
|
|
|
break;
|
|
|
|
}
|
2006-03-20 09:52:29 +08:00
|
|
|
}
|
|
|
|
break;
|
2006-03-22 04:44:12 +08:00
|
|
|
|
|
|
|
case ISD::EXTRACT_VECTOR_ELT:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-03-22 05:02:03 +08:00
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::EXTRACT_VECTOR_ELT,
|
|
|
|
Tmp1.getValueType())) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Result = Tmp3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// FALLTHROUGH
|
2006-04-02 13:06:04 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = ExpandEXTRACT_VECTOR_ELT(Result);
|
2006-03-22 05:02:03 +08:00
|
|
|
break;
|
|
|
|
}
|
2006-03-22 04:44:12 +08:00
|
|
|
break;
|
|
|
|
|
2006-04-01 01:55:51 +08:00
|
|
|
case ISD::VEXTRACT_VECTOR_ELT:
|
|
|
|
Result = LegalizeOp(LowerVEXTRACT_VECTOR_ELT(Op));
|
2006-03-22 04:44:12 +08:00
|
|
|
break;
|
2006-03-20 09:52:29 +08:00
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
case ISD::CALLSEQ_START: {
|
|
|
|
SDNode *CallEnd = FindCallEndFromCallStart(Node);
|
|
|
|
|
|
|
|
// Recursively Legalize all of the inputs of the call end that do not lead
|
|
|
|
// to this call start. This ensures that any libcalls that need be inserted
|
|
|
|
// are inserted *before* the CALLSEQ_START.
|
|
|
|
for (unsigned i = 0, e = CallEnd->getNumOperands(); i != e; ++i)
|
|
|
|
LegalizeAllNodesNotLeadingTo(CallEnd->getOperand(i).Val, Node);
|
|
|
|
|
|
|
|
// Now that we legalized all of the inputs (which may have inserted
|
|
|
|
// libcalls) create the new CALLSEQ_START node.
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
|
|
|
|
// Merge in the last call, to ensure that this call start after the last
|
|
|
|
// call ended.
|
|
|
|
Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
|
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
|
|
|
|
// Do not try to legalize the target-specific arguments (#1+).
|
|
|
|
if (Tmp1 != Node->getOperand(0)) {
|
|
|
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end());
|
|
|
|
Ops[0] = Tmp1;
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Remember that the CALLSEQ_START is legalized.
|
2006-02-14 08:55:02 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(0), Result);
|
|
|
|
if (Node->getNumValues() == 2) // If this has a flag result, remember it.
|
|
|
|
AddLegalizedOperand(Op.getValue(1), Result.getValue(1));
|
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
// Now that the callseq_start and all of the non-call nodes above this call
|
|
|
|
// sequence have been legalized, legalize the call itself. During this
|
|
|
|
// process, no libcalls can/will be inserted, guaranteeing that no calls
|
|
|
|
// can overlap.
|
|
|
|
assert(!IsLegalizingCall && "Inconsistent sequentialization of calls!");
|
|
|
|
SDOperand InCallSEQ = LastCALLSEQ_END;
|
|
|
|
// Note that we are selecting this call!
|
|
|
|
LastCALLSEQ_END = SDOperand(CallEnd, 0);
|
|
|
|
IsLegalizingCall = true;
|
|
|
|
|
|
|
|
// Legalize the call, starting from the CALLSEQ_END.
|
|
|
|
LegalizeOp(LastCALLSEQ_END);
|
|
|
|
assert(!IsLegalizingCall && "CALLSEQ_END should have cleared this!");
|
|
|
|
return Result;
|
|
|
|
}
|
2005-05-13 07:24:06 +08:00
|
|
|
case ISD::CALLSEQ_END:
|
2006-02-13 17:18:02 +08:00
|
|
|
// If the CALLSEQ_START node hasn't been legalized first, legalize it. This
|
|
|
|
// will cause this node to be legalized as well as handling libcalls right.
|
|
|
|
if (LastCALLSEQ_END.Val != Node) {
|
|
|
|
LegalizeOp(SDOperand(FindCallStartFromCallEnd(Node), 0));
|
|
|
|
std::map<SDOperand, SDOperand>::iterator I = LegalizedNodes.find(Op);
|
|
|
|
assert(I != LegalizedNodes.end() &&
|
|
|
|
"Legalizing the call start should have legalized this node!");
|
|
|
|
return I->second;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, the call start has been legalized and everything is going
|
|
|
|
// according to plan. Just legalize ourselves normally here.
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-01-29 15:58:15 +08:00
|
|
|
// Do not try to legalize the target-specific arguments (#1+), except for
|
|
|
|
// an optional flag input.
|
|
|
|
if (Node->getOperand(Node->getNumOperands()-1).getValueType() != MVT::Flag){
|
|
|
|
if (Tmp1 != Node->getOperand(0)) {
|
|
|
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end());
|
|
|
|
Ops[0] = Tmp1;
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(Node->getNumOperands()-1));
|
|
|
|
if (Tmp1 != Node->getOperand(0) ||
|
|
|
|
Tmp2 != Node->getOperand(Node->getNumOperands()-1)) {
|
|
|
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end());
|
|
|
|
Ops[0] = Tmp1;
|
|
|
|
Ops.back() = Tmp2;
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
|
|
|
}
|
2006-01-24 13:48:21 +08:00
|
|
|
}
|
2006-02-14 08:55:02 +08:00
|
|
|
assert(IsLegalizingCall && "Call sequence imbalance between start/end?");
|
2006-02-13 17:18:02 +08:00
|
|
|
// This finishes up call legalization.
|
|
|
|
IsLegalizingCall = false;
|
2006-02-14 08:55:02 +08:00
|
|
|
|
|
|
|
// If the CALLSEQ_END node has a flag, remember that we legalized it.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
|
|
|
if (Node->getNumValues() == 2)
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
|
|
|
return Result.getValue(Op.ResNo);
|
2006-01-12 06:14:47 +08:00
|
|
|
case ISD::DYNAMIC_STACKALLOC: {
|
2005-01-10 03:03:49 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the size.
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the alignment.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
|
2005-01-10 03:03:49 +08:00
|
|
|
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = Result.getValue(0);
|
2006-01-15 16:43:08 +08:00
|
|
|
Tmp2 = Result.getValue(1);
|
2006-01-12 06:14:47 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(),
|
|
|
|
Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-15 16:54:32 +08:00
|
|
|
case TargetLowering::Expand: {
|
|
|
|
unsigned SPReg = TLI.getStackPointerRegisterToSaveRestore();
|
|
|
|
assert(SPReg && "Target cannot require DYNAMIC_STACKALLOC expansion and"
|
|
|
|
" not tell us which reg is the stack pointer!");
|
|
|
|
SDOperand Chain = Tmp1.getOperand(0);
|
|
|
|
SDOperand Size = Tmp2.getOperand(1);
|
|
|
|
SDOperand SP = DAG.getCopyFromReg(Chain, SPReg, Node->getValueType(0));
|
|
|
|
Tmp1 = DAG.getNode(ISD::SUB, Node->getValueType(0), SP, Size); // Value
|
|
|
|
Tmp2 = DAG.getCopyToReg(SP.getValue(1), SPReg, Tmp1); // Output chain
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
Tmp2 = LegalizeOp(Tmp2);
|
2006-01-15 16:54:32 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
case TargetLowering::Custom:
|
2006-01-15 16:43:08 +08:00
|
|
|
Tmp3 = TLI.LowerOperation(Tmp1, DAG);
|
|
|
|
if (Tmp3.Val) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Tmp3);
|
|
|
|
Tmp2 = LegalizeOp(Tmp3.getValue(1));
|
2006-01-12 06:14:47 +08:00
|
|
|
}
|
2006-01-15 16:54:32 +08:00
|
|
|
break;
|
2006-01-12 06:14:47 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-15 16:54:32 +08:00
|
|
|
break;
|
2006-01-12 06:14:47 +08:00
|
|
|
}
|
2006-01-15 16:54:32 +08:00
|
|
|
// Since this op produce two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
2006-01-28 18:58:55 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
|
2006-01-15 16:54:32 +08:00
|
|
|
return Op.ResNo ? Tmp2 : Tmp1;
|
2006-01-12 06:14:47 +08:00
|
|
|
}
|
2006-01-27 06:24:51 +08:00
|
|
|
case ISD::INLINEASM:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize Chain.
|
|
|
|
Tmp2 = Node->getOperand(Node->getNumOperands()-1);
|
2006-01-28 18:58:55 +08:00
|
|
|
if (Tmp2.getValueType() == MVT::Flag) // Legalize Flag if it exists.
|
2006-01-27 06:24:51 +08:00
|
|
|
Tmp2 = Tmp3 = SDOperand(0, 0);
|
|
|
|
else
|
|
|
|
Tmp3 = LegalizeOp(Tmp2);
|
|
|
|
|
|
|
|
if (Tmp1 != Node->getOperand(0) || Tmp2 != Tmp3) {
|
|
|
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end());
|
|
|
|
Ops[0] = Tmp1;
|
2006-01-28 18:58:55 +08:00
|
|
|
if (Tmp3.Val) Ops.back() = Tmp3;
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
2006-01-27 06:24:51 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
// INLINE asm returns a chain and flag, make sure to add both to the map.
|
2006-01-28 18:58:55 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
2006-01-27 06:24:51 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
|
|
|
return Result.getValue(Op.ResNo);
|
2005-01-08 06:12:08 +08:00
|
|
|
case ISD::BR:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-02-13 17:18:02 +08:00
|
|
|
// Ensure that libcalls are emitted before a branch.
|
|
|
|
Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
|
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
LastCALLSEQ_END = DAG.getEntryNode();
|
|
|
|
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
2005-01-08 06:12:08 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-07 16:19:42 +08:00
|
|
|
case ISD::BRCOND:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-02-13 17:18:02 +08:00
|
|
|
// Ensure that libcalls are emitted before a return.
|
|
|
|
Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
|
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
LastCALLSEQ_END = DAG.getEntryNode();
|
|
|
|
|
2005-01-19 03:27:06 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(1).getValueType())) {
|
|
|
|
case Expand: assert(0 && "It's impossible to expand bools");
|
|
|
|
case Legal:
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the condition.
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the condition.
|
|
|
|
break;
|
|
|
|
}
|
2006-01-28 15:39:30 +08:00
|
|
|
|
|
|
|
// Basic block destination (Op#2) is always legal.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
2005-08-17 03:49:35 +08:00
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::BRCOND, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
break;
|
2005-08-17 03:49:35 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
// Expand brcond's setcc into its constituent parts and create a BR_CC
|
|
|
|
// Node.
|
|
|
|
if (Tmp2.getOpcode() == ISD::SETCC) {
|
|
|
|
Result = DAG.getNode(ISD::BR_CC, MVT::Other, Tmp1, Tmp2.getOperand(2),
|
|
|
|
Tmp2.getOperand(0), Tmp2.getOperand(1),
|
|
|
|
Node->getOperand(2));
|
|
|
|
} else {
|
When legalizing brcond ->brcc or select -> selectcc, make sure to truncate
the old condition to a one bit value. The incoming value must have been
promoted, and the top bits are undefined. This causes us to generate:
_test:
rlwinm r2, r3, 0, 31, 31
li r3, 17
cmpwi cr0, r2, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r3, 1
.LBB_test_2: ;
blr
instead of:
_test:
rlwinm r2, r3, 0, 31, 31
li r2, 17
cmpwi cr0, r3, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r2, 1
.LBB_test_2: ;
or r3, r2, r2
blr
for:
int %test(bool %c) {
%retval = select bool %c, int 17, int 1
ret int %retval
}
llvm-svn: 22947
2005-08-22 02:03:09 +08:00
|
|
|
// Make sure the condition is either zero or one. It may have been
|
|
|
|
// promoted from something else.
|
2006-01-31 13:04:52 +08:00
|
|
|
unsigned NumBits = MVT::getSizeInBits(Tmp2.getValueType());
|
|
|
|
if (!TLI.MaskedValueIsZero(Tmp2, (~0ULL >> (64-NumBits))^1))
|
|
|
|
Tmp2 = DAG.getZeroExtendInReg(Tmp2, MVT::i1);
|
When legalizing brcond ->brcc or select -> selectcc, make sure to truncate
the old condition to a one bit value. The incoming value must have been
promoted, and the top bits are undefined. This causes us to generate:
_test:
rlwinm r2, r3, 0, 31, 31
li r3, 17
cmpwi cr0, r2, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r3, 1
.LBB_test_2: ;
blr
instead of:
_test:
rlwinm r2, r3, 0, 31, 31
li r2, 17
cmpwi cr0, r3, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r2, 1
.LBB_test_2: ;
or r3, r2, r2
blr
for:
int %test(bool %c) {
%retval = select bool %c, int 17, int 1
ret int %retval
}
llvm-svn: 22947
2005-08-22 02:03:09 +08:00
|
|
|
|
2005-08-17 03:49:35 +08:00
|
|
|
Result = DAG.getNode(ISD::BR_CC, MVT::Other, Tmp1,
|
|
|
|
DAG.getCondCode(ISD::SETNE), Tmp2,
|
|
|
|
DAG.getConstant(0, Tmp2.getValueType()),
|
|
|
|
Node->getOperand(2));
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case ISD::BR_CC:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-02-13 17:18:02 +08:00
|
|
|
// Ensure that libcalls are emitted before a branch.
|
|
|
|
Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
|
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
LastCALLSEQ_END = DAG.getEntryNode();
|
|
|
|
|
2006-02-01 15:19:44 +08:00
|
|
|
Tmp2 = Node->getOperand(2); // LHS
|
|
|
|
Tmp3 = Node->getOperand(3); // RHS
|
|
|
|
Tmp4 = Node->getOperand(1); // CC
|
2005-12-18 07:46:46 +08:00
|
|
|
|
2006-02-01 15:19:44 +08:00
|
|
|
LegalizeSetCCOperands(Tmp2, Tmp3, Tmp4);
|
|
|
|
|
|
|
|
// If we didn't get both a LHS and RHS back from LegalizeSetCCOperands,
|
|
|
|
// the LHS is a legal SETCC itself. In this case, we need to compare
|
|
|
|
// the result against zero to select between true and false values.
|
|
|
|
if (Tmp3.Val == 0) {
|
|
|
|
Tmp3 = DAG.getConstant(0, Tmp2.getValueType());
|
|
|
|
Tmp4 = DAG.getCondCode(ISD::SETNE);
|
|
|
|
}
|
|
|
|
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp4, Tmp2, Tmp3,
|
|
|
|
Node->getOperand(4));
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2005-12-18 07:46:46 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::BR_CC, Tmp3.getValueType())) {
|
|
|
|
default: assert(0 && "Unexpected action for BR_CC!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp4 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp4.Val) Result = Tmp4;
|
2005-12-18 07:46:46 +08:00
|
|
|
break;
|
2005-08-17 03:49:35 +08:00
|
|
|
}
|
2005-01-07 16:19:42 +08:00
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
case ISD::LOAD: {
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
2005-04-28 04:10:01 +08:00
|
|
|
|
2005-12-23 15:29:34 +08:00
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
|
|
|
Tmp2 = Result.getValue(0);
|
|
|
|
Tmp3 = Result.getValue(1);
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2005-12-23 15:29:34 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 18:58:55 +08:00
|
|
|
case TargetLowering::Legal: break;
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = TLI.LowerOperation(Tmp2, DAG);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (Tmp1.Val) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp2 = LegalizeOp(Tmp1);
|
|
|
|
Tmp3 = LegalizeOp(Tmp1.getValue(1));
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
// Since loads produce two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Tmp2);
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Tmp3);
|
|
|
|
return Op.ResNo ? Tmp3 : Tmp2;
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2005-01-15 14:18:18 +08:00
|
|
|
case ISD::EXTLOAD:
|
|
|
|
case ISD::SEXTLOAD:
|
2005-04-11 06:54:25 +08:00
|
|
|
case ISD::ZEXTLOAD: {
|
2005-01-15 14:18:18 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
|
|
|
|
2005-07-10 09:55:33 +08:00
|
|
|
MVT::ValueType SrcVT = cast<VTSDNode>(Node->getOperand(3))->getVT();
|
2005-04-11 06:54:25 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), SrcVT)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2005-04-13 04:30:10 +08:00
|
|
|
case TargetLowering::Promote:
|
|
|
|
assert(SrcVT == MVT::i1 && "Can only promote EXTLOAD from i1 -> i8!");
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2),
|
|
|
|
DAG.getValueType(MVT::i8));
|
|
|
|
Tmp1 = Result.getValue(0);
|
|
|
|
Tmp2 = Result.getValue(1);
|
|
|
|
break;
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2005-04-11 06:54:25 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2),
|
|
|
|
Node->getOperand(3));
|
|
|
|
Tmp1 = Result.getValue(0);
|
|
|
|
Tmp2 = Result.getValue(1);
|
2006-01-28 15:39:30 +08:00
|
|
|
|
|
|
|
if (isCustom) {
|
|
|
|
Tmp3 = TLI.LowerOperation(Tmp3, DAG);
|
|
|
|
if (Tmp3.Val) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Tmp3);
|
|
|
|
Tmp2 = LegalizeOp(Tmp3.getValue(1));
|
2006-01-28 15:39:30 +08:00
|
|
|
}
|
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
break;
|
2005-04-11 06:54:25 +08:00
|
|
|
case TargetLowering::Expand:
|
2005-12-20 08:53:54 +08:00
|
|
|
// f64 = EXTLOAD f32 should expand to LOAD, FP_EXTEND
|
2005-07-01 03:22:37 +08:00
|
|
|
if (SrcVT == MVT::f32 && Node->getValueType(0) == MVT::f64) {
|
|
|
|
SDOperand Load = DAG.getLoad(SrcVT, Tmp1, Tmp2, Node->getOperand(2));
|
2005-07-01 03:32:57 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_EXTEND, Node->getValueType(0), Load);
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Result); // Relegalize new nodes.
|
|
|
|
Tmp2 = LegalizeOp(Load.getValue(1));
|
|
|
|
break;
|
2005-07-01 03:22:37 +08:00
|
|
|
}
|
2005-04-11 06:54:25 +08:00
|
|
|
assert(Node->getOpcode() != ISD::EXTLOAD &&
|
|
|
|
"EXTLOAD should always be supported!");
|
|
|
|
// Turn the unsupported load into an EXTLOAD followed by an explicit
|
|
|
|
// zero/sign extend inreg.
|
2005-07-10 09:55:33 +08:00
|
|
|
Result = DAG.getExtLoad(ISD::EXTLOAD, Node->getValueType(0),
|
|
|
|
Tmp1, Tmp2, Node->getOperand(2), SrcVT);
|
2005-04-13 10:38:47 +08:00
|
|
|
SDOperand ValRes;
|
|
|
|
if (Node->getOpcode() == ISD::SEXTLOAD)
|
|
|
|
ValRes = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
|
2005-07-10 08:07:11 +08:00
|
|
|
Result, DAG.getValueType(SrcVT));
|
2005-04-13 10:38:47 +08:00
|
|
|
else
|
|
|
|
ValRes = DAG.getZeroExtendInReg(Result, SrcVT);
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(ValRes); // Relegalize new nodes.
|
|
|
|
Tmp2 = LegalizeOp(Result.getValue(1)); // Relegalize new nodes.
|
|
|
|
break;
|
2005-04-11 06:54:25 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
// Since loads produce two values, make sure to remember that we legalized
|
|
|
|
// both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
|
|
|
|
return Op.ResNo ? Tmp2 : Tmp1;
|
2005-04-11 06:54:25 +08:00
|
|
|
}
|
2005-10-19 08:06:56 +08:00
|
|
|
case ISD::EXTRACT_ELEMENT: {
|
|
|
|
MVT::ValueType OpTy = Node->getOperand(0).getValueType();
|
|
|
|
switch (getTypeAction(OpTy)) {
|
2006-01-28 18:58:55 +08:00
|
|
|
default: assert(0 && "EXTRACT_ELEMENT action for type unimplemented!");
|
2005-10-19 08:06:56 +08:00
|
|
|
case Legal:
|
|
|
|
if (cast<ConstantSDNode>(Node->getOperand(1))->getValue()) {
|
|
|
|
// 1 -> Hi
|
|
|
|
Result = DAG.getNode(ISD::SRL, OpTy, Node->getOperand(0),
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(OpTy)/2,
|
|
|
|
TLI.getShiftAmountTy()));
|
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0), Result);
|
|
|
|
} else {
|
|
|
|
// 0 -> Lo
|
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0),
|
|
|
|
Node->getOperand(0));
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
// Get both the low and high parts.
|
|
|
|
ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
|
|
|
|
if (cast<ConstantSDNode>(Node->getOperand(1))->getValue())
|
|
|
|
Result = Tmp2; // 1 -> Hi
|
|
|
|
else
|
|
|
|
Result = Tmp1; // 0 -> Lo
|
|
|
|
break;
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2005-10-19 08:06:56 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
case ISD::CopyToReg:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2005-08-25 00:35:28 +08:00
|
|
|
assert(isTypeLegal(Node->getOperand(2).getValueType()) &&
|
2005-08-17 05:55:35 +08:00
|
|
|
"Register type must be legal!");
|
2005-12-18 23:27:43 +08:00
|
|
|
// Legalize the incoming value (must be a legal type).
|
2005-08-17 05:55:35 +08:00
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(2));
|
2005-12-18 23:36:21 +08:00
|
|
|
if (Node->getNumValues() == 1) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1), Tmp2);
|
2005-12-18 23:27:43 +08:00
|
|
|
} else {
|
2005-12-18 23:36:21 +08:00
|
|
|
assert(Node->getNumValues() == 2 && "Unknown CopyToReg");
|
2006-01-28 18:58:55 +08:00
|
|
|
if (Node->getNumOperands() == 4) {
|
2005-12-18 23:36:21 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(3));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1), Tmp2,
|
|
|
|
Tmp3);
|
|
|
|
} else {
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1),Tmp2);
|
2005-12-18 23:27:43 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
// Since this produces two values, make sure to remember that we legalized
|
|
|
|
// both of them.
|
2006-01-28 18:58:55 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
2005-12-18 23:27:43 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
2006-01-28 18:58:55 +08:00
|
|
|
return Result;
|
2005-12-18 23:27:43 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::RET:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-02-13 17:18:02 +08:00
|
|
|
|
|
|
|
// Ensure that libcalls are emitted before a return.
|
|
|
|
Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
|
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
LastCALLSEQ_END = DAG.getEntryNode();
|
2006-04-11 09:31:51 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
switch (Node->getNumOperands()) {
|
|
|
|
case 2: // ret val
|
2006-04-11 14:33:39 +08:00
|
|
|
Tmp2 = Node->getOperand(1);
|
2006-04-11 09:31:51 +08:00
|
|
|
switch (getTypeAction(Tmp2.getValueType())) {
|
2005-01-07 15:47:09 +08:00
|
|
|
case Legal:
|
2006-04-11 09:31:51 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, LegalizeOp(Tmp2));
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2006-04-11 09:31:51 +08:00
|
|
|
case Expand:
|
|
|
|
if (Tmp2.getValueType() != MVT::Vector) {
|
|
|
|
SDOperand Lo, Hi;
|
|
|
|
ExpandOp(Tmp2, Lo, Hi);
|
|
|
|
Result = DAG.getNode(ISD::RET, MVT::Other, Tmp1, Lo, Hi);
|
|
|
|
} else {
|
|
|
|
SDNode *InVal = Tmp2.Val;
|
|
|
|
unsigned NumElems =
|
|
|
|
cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// Figure out if there is a Packed type corresponding to this Vector
|
|
|
|
// type. If so, convert to the packed type.
|
|
|
|
MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
|
|
|
|
if (TVT != MVT::Other && TLI.isTypeLegal(TVT)) {
|
|
|
|
// Turn this into a return of the packed type.
|
|
|
|
Tmp2 = PackVectorOp(Tmp2, TVT);
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
|
|
|
} else if (NumElems == 1) {
|
|
|
|
// Turn this into a return of the scalar type.
|
|
|
|
Tmp2 = PackVectorOp(Tmp2, EVT);
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-04-11 10:00:08 +08:00
|
|
|
|
|
|
|
// FIXME: Returns of gcc generic vectors smaller than a legal type
|
|
|
|
// should be returned in integer registers!
|
|
|
|
|
2006-04-11 09:31:51 +08:00
|
|
|
// The scalarized value type may not be legal, e.g. it might require
|
|
|
|
// promotion or expansion. Relegalize the return.
|
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
} else {
|
2006-04-11 10:00:08 +08:00
|
|
|
// FIXME: Returns of gcc generic vectors larger than a legal vector
|
|
|
|
// type should be returned by reference!
|
2006-04-11 09:31:51 +08:00
|
|
|
SDOperand Lo, Hi;
|
|
|
|
SplitVectorOp(Tmp2, Lo, Hi);
|
|
|
|
Result = DAG.getNode(ISD::RET, MVT::Other, Tmp1, Lo, Hi);
|
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
}
|
|
|
|
}
|
2005-04-22 06:36:52 +08:00
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
case Promote:
|
2005-01-16 06:16:26 +08:00
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
|
|
|
Result = LegalizeOp(Result);
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 1: // ret void
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
default: { // ret <values>
|
|
|
|
std::vector<SDOperand> NewValues;
|
|
|
|
NewValues.push_back(Tmp1);
|
|
|
|
for (unsigned i = 1, e = Node->getNumOperands(); i != e; ++i)
|
|
|
|
switch (getTypeAction(Node->getOperand(i).getValueType())) {
|
|
|
|
case Legal:
|
2005-01-09 03:27:05 +08:00
|
|
|
NewValues.push_back(LegalizeOp(Node->getOperand(i)));
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
case Expand: {
|
|
|
|
SDOperand Lo, Hi;
|
2006-04-11 10:00:08 +08:00
|
|
|
assert(Node->getOperand(i).getValueType() != MVT::Vector &&
|
|
|
|
"FIXME: TODO: implement returning non-legal vector types!");
|
2005-01-07 15:47:09 +08:00
|
|
|
ExpandOp(Node->getOperand(i), Lo, Hi);
|
|
|
|
NewValues.push_back(Lo);
|
|
|
|
NewValues.push_back(Hi);
|
2005-04-22 06:36:52 +08:00
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
case Promote:
|
2005-01-16 06:16:26 +08:00
|
|
|
assert(0 && "Can't promote multiple return value yet!");
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
|
|
|
|
if (NewValues.size() == Node->getNumOperands())
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, NewValues);
|
|
|
|
else
|
|
|
|
Result = DAG.getNode(ISD::RET, MVT::Other, NewValues);
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2006-01-06 08:41:43 +08:00
|
|
|
|
2006-01-30 05:02:23 +08:00
|
|
|
if (Result.getOpcode() == ISD::RET) {
|
|
|
|
switch (TLI.getOperationAction(Result.getOpcode(), MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
break;
|
|
|
|
}
|
2006-01-06 08:41:43 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
case ISD::STORE: {
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(2)); // Legalize the pointer.
|
|
|
|
|
2005-01-08 14:25:56 +08:00
|
|
|
// Turn 'store float 1.0, Ptr' -> 'store int 0x12345678, Ptr'
|
2006-01-28 15:39:30 +08:00
|
|
|
// FIXME: We shouldn't do this for TargetConstantFP's.
|
2006-03-16 06:19:18 +08:00
|
|
|
// FIXME: move this to the DAG Combiner!
|
2005-01-15 13:21:40 +08:00
|
|
|
if (ConstantFPSDNode *CFP =dyn_cast<ConstantFPSDNode>(Node->getOperand(1))){
|
2005-01-08 14:25:56 +08:00
|
|
|
if (CFP->getValueType(0) == MVT::f32) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp3 = DAG.getConstant(FloatToBits(CFP->getValue()), MVT::i32);
|
2005-01-08 14:25:56 +08:00
|
|
|
} else {
|
|
|
|
assert(CFP->getValueType(0) == MVT::f64 && "Unknown FP type!");
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp3 = DAG.getConstant(DoubleToBits(CFP->getValue()), MVT::i64);
|
2005-01-08 14:25:56 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.getNode(ISD::STORE, MVT::Other, Tmp1, Tmp3, Tmp2,
|
|
|
|
Node->getOperand(3));
|
2006-01-24 13:48:21 +08:00
|
|
|
break;
|
2005-01-08 14:25:56 +08:00
|
|
|
}
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(1).getValueType())) {
|
|
|
|
case Legal: {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp3, Tmp2,
|
|
|
|
Node->getOperand(3));
|
2005-12-23 15:29:34 +08:00
|
|
|
|
2006-01-28 18:58:55 +08:00
|
|
|
MVT::ValueType VT = Tmp3.getValueType();
|
2006-01-28 15:39:30 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::STORE, VT)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
case Promote:
|
2005-01-15 13:21:40 +08:00
|
|
|
// Truncate the value and store the result.
|
|
|
|
Tmp3 = PromoteOp(Node->getOperand(1));
|
|
|
|
Result = DAG.getNode(ISD::TRUNCSTORE, MVT::Other, Tmp1, Tmp3, Tmp2,
|
2005-04-28 04:10:01 +08:00
|
|
|
Node->getOperand(3),
|
2005-07-10 08:29:18 +08:00
|
|
|
DAG.getValueType(Node->getOperand(1).getValueType()));
|
2005-01-15 13:21:40 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
case Expand:
|
2006-03-18 09:44:44 +08:00
|
|
|
unsigned IncrementSize = 0;
|
2005-01-07 15:47:09 +08:00
|
|
|
SDOperand Lo, Hi;
|
2006-03-18 09:44:44 +08:00
|
|
|
|
Check in code to scalarize arbitrarily wide packed types for some simple
vector operations (load, add, sub, mul).
This allows us to codegen:
void %foo(<4 x float> * %a) {
entry:
%tmp1 = load <4 x float> * %a;
%tmp2 = add <4 x float> %tmp1, %tmp1
store <4 x float> %tmp2, <4 x float> *%a
ret void
}
on ppc as:
_foo:
lfs f0, 12(r3)
lfs f1, 8(r3)
lfs f2, 4(r3)
lfs f3, 0(r3)
fadds f0, f0, f0
fadds f1, f1, f1
fadds f2, f2, f2
fadds f3, f3, f3
stfs f0, 12(r3)
stfs f1, 8(r3)
stfs f2, 4(r3)
stfs f3, 0(r3)
blr
llvm-svn: 24484
2005-11-23 02:16:00 +08:00
|
|
|
// If this is a vector type, then we have to calculate the increment as
|
|
|
|
// the product of the element size in bytes, and the number of elements
|
|
|
|
// in the high half of the vector.
|
2006-03-18 09:44:44 +08:00
|
|
|
if (Node->getOperand(1).getValueType() == MVT::Vector) {
|
|
|
|
SDNode *InVal = Node->getOperand(1).Val;
|
|
|
|
unsigned NumElems =
|
|
|
|
cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// Figure out if there is a Packed type corresponding to this Vector
|
|
|
|
// type. If so, convert to the packed type.
|
|
|
|
MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
|
|
|
|
if (TVT != MVT::Other && TLI.isTypeLegal(TVT)) {
|
|
|
|
// Turn this into a normal store of the packed type.
|
|
|
|
Tmp3 = PackVectorOp(Node->getOperand(1), TVT);
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp3, Tmp2,
|
|
|
|
Node->getOperand(3));
|
|
|
|
break;
|
|
|
|
} else if (NumElems == 1) {
|
|
|
|
// Turn this into a normal store of the scalar type.
|
|
|
|
Tmp3 = PackVectorOp(Node->getOperand(1), EVT);
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp3, Tmp2,
|
|
|
|
Node->getOperand(3));
|
2006-04-01 01:37:22 +08:00
|
|
|
// The scalarized value type may not be legal, e.g. it might require
|
|
|
|
// promotion or expansion. Relegalize the scalar store.
|
|
|
|
Result = LegalizeOp(Result);
|
2006-03-18 09:44:44 +08:00
|
|
|
break;
|
|
|
|
} else {
|
|
|
|
SplitVectorOp(Node->getOperand(1), Lo, Hi);
|
|
|
|
IncrementSize = NumElems/2 * MVT::getSizeInBits(EVT)/8;
|
|
|
|
}
|
Check in code to scalarize arbitrarily wide packed types for some simple
vector operations (load, add, sub, mul).
This allows us to codegen:
void %foo(<4 x float> * %a) {
entry:
%tmp1 = load <4 x float> * %a;
%tmp2 = add <4 x float> %tmp1, %tmp1
store <4 x float> %tmp2, <4 x float> *%a
ret void
}
on ppc as:
_foo:
lfs f0, 12(r3)
lfs f1, 8(r3)
lfs f2, 4(r3)
lfs f3, 0(r3)
fadds f0, f0, f0
fadds f1, f1, f1
fadds f2, f2, f2
fadds f3, f3, f3
stfs f0, 12(r3)
stfs f1, 8(r3)
stfs f2, 4(r3)
stfs f3, 0(r3)
blr
llvm-svn: 24484
2005-11-23 02:16:00 +08:00
|
|
|
} else {
|
2006-03-18 09:44:44 +08:00
|
|
|
ExpandOp(Node->getOperand(1), Lo, Hi);
|
Check in code to scalarize arbitrarily wide packed types for some simple
vector operations (load, add, sub, mul).
This allows us to codegen:
void %foo(<4 x float> * %a) {
entry:
%tmp1 = load <4 x float> * %a;
%tmp2 = add <4 x float> %tmp1, %tmp1
store <4 x float> %tmp2, <4 x float> *%a
ret void
}
on ppc as:
_foo:
lfs f0, 12(r3)
lfs f1, 8(r3)
lfs f2, 4(r3)
lfs f3, 0(r3)
fadds f0, f0, f0
fadds f1, f1, f1
fadds f2, f2, f2
fadds f3, f3, f3
stfs f0, 12(r3)
stfs f1, 8(r3)
stfs f2, 4(r3)
stfs f3, 0(r3)
blr
llvm-svn: 24484
2005-11-23 02:16:00 +08:00
|
|
|
IncrementSize = MVT::getSizeInBits(Hi.getValueType())/8;
|
2006-03-18 09:44:44 +08:00
|
|
|
|
2006-04-01 02:20:46 +08:00
|
|
|
if (!TLI.isLittleEndian())
|
|
|
|
std::swap(Lo, Hi);
|
|
|
|
}
|
2006-03-18 09:44:44 +08:00
|
|
|
|
|
|
|
Lo = DAG.getNode(ISD::STORE, MVT::Other, Tmp1, Lo, Tmp2,
|
|
|
|
Node->getOperand(3));
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
|
|
|
|
getIntPtrConstant(IncrementSize));
|
|
|
|
assert(isTypeLegal(Tmp2.getValueType()) &&
|
|
|
|
"Pointers must be legal!");
|
2006-01-28 15:39:30 +08:00
|
|
|
// FIXME: This sets the srcvalue of both halves to be the same, which is
|
|
|
|
// wrong.
|
2005-05-11 12:51:16 +08:00
|
|
|
Hi = DAG.getNode(ISD::STORE, MVT::Other, Tmp1, Hi, Tmp2,
|
|
|
|
Node->getOperand(3));
|
2005-01-20 02:02:17 +08:00
|
|
|
Result = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo, Hi);
|
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2005-04-01 05:24:06 +08:00
|
|
|
case ISD::PCMARKER:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
2005-04-01 05:24:06 +08:00
|
|
|
break;
|
2006-01-13 10:50:02 +08:00
|
|
|
case ISD::STACKSAVE:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
|
|
|
Tmp1 = Result.getValue(0);
|
|
|
|
Tmp2 = Result.getValue(1);
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2006-01-13 10:50:02 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::STACKSAVE, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) {
|
|
|
|
Tmp1 = LegalizeOp(Tmp3);
|
|
|
|
Tmp2 = LegalizeOp(Tmp3.getValue(1));
|
2006-01-13 10:50:02 +08:00
|
|
|
}
|
2006-01-28 15:39:30 +08:00
|
|
|
break;
|
2006-01-13 10:50:02 +08:00
|
|
|
case TargetLowering::Expand:
|
2006-01-14 01:48:44 +08:00
|
|
|
// Expand to CopyFromReg if the target set
|
|
|
|
// StackPointerRegisterToSaveRestore.
|
|
|
|
if (unsigned SP = TLI.getStackPointerRegisterToSaveRestore()) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = DAG.getCopyFromReg(Result.getOperand(0), SP,
|
2006-01-14 01:48:44 +08:00
|
|
|
Node->getValueType(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp2 = Tmp1.getValue(1);
|
2006-01-14 01:48:44 +08:00
|
|
|
} else {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = DAG.getNode(ISD::UNDEF, Node->getValueType(0));
|
|
|
|
Tmp2 = Node->getOperand(0);
|
2006-01-14 01:48:44 +08:00
|
|
|
}
|
2006-01-28 15:39:30 +08:00
|
|
|
break;
|
2006-01-13 10:50:02 +08:00
|
|
|
}
|
2006-01-28 15:39:30 +08:00
|
|
|
|
|
|
|
// Since stacksave produce two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
2006-01-28 18:58:55 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
|
|
|
|
return Op.ResNo ? Tmp2 : Tmp1;
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2006-01-13 10:50:02 +08:00
|
|
|
case ISD::STACKRESTORE:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-01-13 10:50:02 +08:00
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::STACKRESTORE, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2006-01-13 10:50:02 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
2006-01-14 01:48:44 +08:00
|
|
|
// Expand to CopyToReg if the target set
|
|
|
|
// StackPointerRegisterToSaveRestore.
|
|
|
|
if (unsigned SP = TLI.getStackPointerRegisterToSaveRestore()) {
|
|
|
|
Result = DAG.getCopyToReg(Tmp1, SP, Tmp2);
|
|
|
|
} else {
|
|
|
|
Result = Tmp1;
|
|
|
|
}
|
2006-01-13 10:50:02 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2005-11-12 00:47:30 +08:00
|
|
|
case ISD::READCYCLECOUNTER:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-12-02 12:56:24 +08:00
|
|
|
|
|
|
|
// Since rdcc produce two values, make sure to remember that we legalized
|
|
|
|
// both of them.
|
2006-01-28 18:58:55 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
2005-12-02 12:56:24 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
2006-01-28 18:58:55 +08:00
|
|
|
return Result;
|
2005-11-21 05:32:07 +08:00
|
|
|
|
2005-12-23 15:29:34 +08:00
|
|
|
case ISD::TRUNCSTORE: {
|
2005-01-15 14:18:18 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the pointer.
|
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
assert(isTypeLegal(Node->getOperand(1).getValueType()) &&
|
|
|
|
"Cannot handle illegal TRUNCSTORE yet!");
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
|
|
|
|
// The only promote case we handle is TRUNCSTORE:i1 X into
|
|
|
|
// -> TRUNCSTORE:i8 (and X, 1)
|
|
|
|
if (cast<VTSDNode>(Node->getOperand(4))->getVT() == MVT::i1 &&
|
|
|
|
TLI.getOperationAction(ISD::TRUNCSTORE, MVT::i1) ==
|
|
|
|
TargetLowering::Promote) {
|
|
|
|
// Promote the bool to a mask then store.
|
|
|
|
Tmp2 = DAG.getNode(ISD::AND, Tmp2.getValueType(), Tmp2,
|
|
|
|
DAG.getConstant(1, Tmp2.getValueType()));
|
|
|
|
Result = DAG.getNode(ISD::TRUNCSTORE, MVT::Other, Tmp1, Tmp2, Tmp3,
|
|
|
|
Node->getOperand(3), DAG.getValueType(MVT::i8));
|
|
|
|
|
|
|
|
} else if (Tmp1 != Node->getOperand(0) || Tmp2 != Node->getOperand(1) ||
|
|
|
|
Tmp3 != Node->getOperand(2)) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3,
|
|
|
|
Node->getOperand(3), Node->getOperand(4));
|
2006-01-28 15:39:30 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
MVT::ValueType StVT = cast<VTSDNode>(Result.Val->getOperand(4))->getVT();
|
|
|
|
switch (TLI.getOperationAction(Result.Val->getOpcode(), StVT)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2005-01-15 14:18:18 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-12-23 15:29:34 +08:00
|
|
|
}
|
2005-01-15 06:08:15 +08:00
|
|
|
case ISD::SELECT:
|
2005-01-19 03:27:06 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Expand: assert(0 && "It's impossible to expand bools");
|
|
|
|
case Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the condition.
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0)); // Promote the condition.
|
|
|
|
break;
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // TrueVal
|
2005-01-15 06:08:15 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // FalseVal
|
2005-01-16 15:29:19 +08:00
|
|
|
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2005-08-23 12:29:48 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::SELECT, Tmp2.getValueType())) {
|
2005-01-16 15:29:19 +08:00
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom: {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
break;
|
|
|
|
}
|
2005-08-11 04:51:12 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
if (Tmp1.getOpcode() == ISD::SETCC) {
|
|
|
|
Result = DAG.getSelectCC(Tmp1.getOperand(0), Tmp1.getOperand(1),
|
|
|
|
Tmp2, Tmp3,
|
|
|
|
cast<CondCodeSDNode>(Tmp1.getOperand(2))->get());
|
|
|
|
} else {
|
When legalizing brcond ->brcc or select -> selectcc, make sure to truncate
the old condition to a one bit value. The incoming value must have been
promoted, and the top bits are undefined. This causes us to generate:
_test:
rlwinm r2, r3, 0, 31, 31
li r3, 17
cmpwi cr0, r2, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r3, 1
.LBB_test_2: ;
blr
instead of:
_test:
rlwinm r2, r3, 0, 31, 31
li r2, 17
cmpwi cr0, r3, 0
bne .LBB_test_2 ;
.LBB_test_1: ;
li r2, 1
.LBB_test_2: ;
or r3, r2, r2
blr
for:
int %test(bool %c) {
%retval = select bool %c, int 17, int 1
ret int %retval
}
llvm-svn: 22947
2005-08-22 02:03:09 +08:00
|
|
|
// Make sure the condition is either zero or one. It may have been
|
|
|
|
// promoted from something else.
|
2006-01-30 12:22:28 +08:00
|
|
|
unsigned NumBits = MVT::getSizeInBits(Tmp1.getValueType());
|
|
|
|
if (!TLI.MaskedValueIsZero(Tmp1, (~0ULL >> (64-NumBits))^1))
|
|
|
|
Tmp1 = DAG.getZeroExtendInReg(Tmp1, MVT::i1);
|
2005-08-11 04:51:12 +08:00
|
|
|
Result = DAG.getSelectCC(Tmp1,
|
|
|
|
DAG.getConstant(0, Tmp1.getValueType()),
|
|
|
|
Tmp2, Tmp3, ISD::SETNE);
|
|
|
|
}
|
2005-01-16 15:29:19 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Promote: {
|
|
|
|
MVT::ValueType NVT =
|
|
|
|
TLI.getTypeToPromoteTo(ISD::SELECT, Tmp2.getValueType());
|
|
|
|
unsigned ExtOp, TruncOp;
|
|
|
|
if (MVT::isInteger(Tmp2.getValueType())) {
|
2006-01-28 15:39:30 +08:00
|
|
|
ExtOp = ISD::ANY_EXTEND;
|
|
|
|
TruncOp = ISD::TRUNCATE;
|
2005-01-16 15:29:19 +08:00
|
|
|
} else {
|
2006-01-28 15:39:30 +08:00
|
|
|
ExtOp = ISD::FP_EXTEND;
|
|
|
|
TruncOp = ISD::FP_ROUND;
|
2005-01-16 15:29:19 +08:00
|
|
|
}
|
|
|
|
// Promote each of the values to the new type.
|
|
|
|
Tmp2 = DAG.getNode(ExtOp, NVT, Tmp2);
|
|
|
|
Tmp3 = DAG.getNode(ExtOp, NVT, Tmp3);
|
|
|
|
// Perform the larger operation, then round down.
|
|
|
|
Result = DAG.getNode(ISD::SELECT, NVT, Tmp1, Tmp2,Tmp3);
|
|
|
|
Result = DAG.getNode(TruncOp, Node->getValueType(0), Result);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2006-02-01 15:19:44 +08:00
|
|
|
case ISD::SELECT_CC: {
|
|
|
|
Tmp1 = Node->getOperand(0); // LHS
|
|
|
|
Tmp2 = Node->getOperand(1); // RHS
|
2005-08-11 04:51:12 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // True
|
|
|
|
Tmp4 = LegalizeOp(Node->getOperand(3)); // False
|
2006-02-01 15:19:44 +08:00
|
|
|
SDOperand CC = Node->getOperand(4);
|
2005-08-11 04:51:12 +08:00
|
|
|
|
2006-02-01 15:19:44 +08:00
|
|
|
LegalizeSetCCOperands(Tmp1, Tmp2, CC);
|
|
|
|
|
|
|
|
// If we didn't get both a LHS and RHS back from LegalizeSetCCOperands,
|
|
|
|
// the LHS is a legal SETCC itself. In this case, we need to compare
|
|
|
|
// the result against zero to select between true and false values.
|
|
|
|
if (Tmp2.Val == 0) {
|
|
|
|
Tmp2 = DAG.getConstant(0, Tmp1.getValueType());
|
|
|
|
CC = DAG.getCondCode(ISD::SETNE);
|
|
|
|
}
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3, Tmp4, CC);
|
|
|
|
|
|
|
|
// Everything is legal, see if we should expand this op or something.
|
|
|
|
switch (TLI.getOperationAction(ISD::SELECT_CC, Tmp3.getValueType())) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2005-08-11 04:51:12 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2006-02-01 15:19:44 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::SETCC:
|
2006-02-01 15:19:44 +08:00
|
|
|
Tmp1 = Node->getOperand(0);
|
|
|
|
Tmp2 = Node->getOperand(1);
|
|
|
|
Tmp3 = Node->getOperand(2);
|
|
|
|
LegalizeSetCCOperands(Tmp1, Tmp2, Tmp3);
|
|
|
|
|
|
|
|
// If we had to Expand the SetCC operands into a SELECT node, then it may
|
|
|
|
// not always be possible to return a true LHS & RHS. In this case, just
|
|
|
|
// return the value we legalized, returned in the LHS
|
|
|
|
if (Tmp2.Val == 0) {
|
|
|
|
Result = Tmp1;
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
}
|
2005-08-23 12:29:48 +08:00
|
|
|
|
2006-01-31 06:43:50 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::SETCC, Tmp1.getValueType())) {
|
2006-01-28 15:39:30 +08:00
|
|
|
default: assert(0 && "Cannot handle this action for SETCC yet!");
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH.
|
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp3 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp3.Val) Result = Tmp3;
|
|
|
|
}
|
2005-08-23 12:29:48 +08:00
|
|
|
break;
|
2005-12-01 01:12:26 +08:00
|
|
|
case TargetLowering::Promote: {
|
|
|
|
// First step, figure out the appropriate operation to use.
|
|
|
|
// Allow SETCC to not be supported for all legal data types
|
|
|
|
// Mostly this targets FP
|
|
|
|
MVT::ValueType NewInTy = Node->getOperand(0).getValueType();
|
|
|
|
MVT::ValueType OldVT = NewInTy;
|
|
|
|
|
|
|
|
// Scan for the appropriate larger type to use.
|
|
|
|
while (1) {
|
|
|
|
NewInTy = (MVT::ValueType)(NewInTy+1);
|
|
|
|
|
|
|
|
assert(MVT::isInteger(NewInTy) == MVT::isInteger(OldVT) &&
|
|
|
|
"Fell off of the edge of the integer world");
|
|
|
|
assert(MVT::isFloatingPoint(NewInTy) == MVT::isFloatingPoint(OldVT) &&
|
|
|
|
"Fell off of the edge of the floating point world");
|
|
|
|
|
|
|
|
// If the target supports SETCC of this type, use it.
|
2005-12-22 13:23:45 +08:00
|
|
|
if (TLI.isOperationLegal(ISD::SETCC, NewInTy))
|
2005-12-01 01:12:26 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (MVT::isInteger(NewInTy))
|
|
|
|
assert(0 && "Cannot promote Legal Integer SETCC yet");
|
|
|
|
else {
|
|
|
|
Tmp1 = DAG.getNode(ISD::FP_EXTEND, NewInTy, Tmp1);
|
|
|
|
Tmp2 = DAG.getNode(ISD::FP_EXTEND, NewInTy, Tmp2);
|
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = LegalizeOp(Tmp1);
|
|
|
|
Tmp2 = LegalizeOp(Tmp2);
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
2006-01-18 03:47:13 +08:00
|
|
|
Result = LegalizeOp(Result);
|
2005-08-30 04:46:51 +08:00
|
|
|
break;
|
2005-12-01 01:12:26 +08:00
|
|
|
}
|
2005-08-23 12:29:48 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
// Expand a setcc node into a select_cc of the same condition, lhs, and
|
|
|
|
// rhs that selects between const 1 (true) and const 0 (false).
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
Result = DAG.getNode(ISD::SELECT_CC, VT, Tmp1, Tmp2,
|
|
|
|
DAG.getConstant(1, VT), DAG.getConstant(0, VT),
|
|
|
|
Node->getOperand(2));
|
|
|
|
break;
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2005-01-11 13:57:22 +08:00
|
|
|
case ISD::MEMSET:
|
|
|
|
case ISD::MEMCPY:
|
|
|
|
case ISD::MEMMOVE: {
|
2005-02-02 02:38:28 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Chain
|
2005-01-29 06:29:18 +08:00
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Pointer
|
|
|
|
|
|
|
|
if (Node->getOpcode() == ISD::MEMSET) { // memset = ubyte
|
|
|
|
switch (getTypeAction(Node->getOperand(2).getValueType())) {
|
|
|
|
case Expand: assert(0 && "Cannot expand a byte!");
|
|
|
|
case Legal:
|
2005-02-02 02:38:28 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2));
|
2005-01-29 06:29:18 +08:00
|
|
|
break;
|
|
|
|
case Promote:
|
2005-02-02 02:38:28 +08:00
|
|
|
Tmp3 = PromoteOp(Node->getOperand(2));
|
2005-01-29 06:29:18 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
} else {
|
2005-04-22 06:36:52 +08:00
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // memcpy/move = pointer,
|
2005-01-29 06:29:18 +08:00
|
|
|
}
|
2005-02-02 11:44:41 +08:00
|
|
|
|
|
|
|
SDOperand Tmp4;
|
|
|
|
switch (getTypeAction(Node->getOperand(3).getValueType())) {
|
2005-07-13 09:42:45 +08:00
|
|
|
case Expand: {
|
|
|
|
// Length is too big, just take the lo-part of the length.
|
|
|
|
SDOperand HiPart;
|
|
|
|
ExpandOp(Node->getOperand(3), HiPart, Tmp4);
|
|
|
|
break;
|
|
|
|
}
|
2005-01-29 06:29:18 +08:00
|
|
|
case Legal:
|
|
|
|
Tmp4 = LegalizeOp(Node->getOperand(3));
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp4 = PromoteOp(Node->getOperand(3));
|
2005-02-02 11:44:41 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
SDOperand Tmp5;
|
|
|
|
switch (getTypeAction(Node->getOperand(4).getValueType())) { // uint
|
|
|
|
case Expand: assert(0 && "Cannot expand this yet!");
|
|
|
|
case Legal:
|
|
|
|
Tmp5 = LegalizeOp(Node->getOperand(4));
|
|
|
|
break;
|
|
|
|
case Promote:
|
2005-01-29 06:29:18 +08:00
|
|
|
Tmp5 = PromoteOp(Node->getOperand(4));
|
|
|
|
break;
|
|
|
|
}
|
2005-01-16 15:29:19 +08:00
|
|
|
|
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), MVT::Other)) {
|
|
|
|
default: assert(0 && "This action not implemented for this operation!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2005-01-16 15:29:19 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3, Tmp4, Tmp5);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
2005-01-16 15:29:19 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand: {
|
2005-01-11 13:57:22 +08:00
|
|
|
// Otherwise, the target does not support this operation. Lower the
|
|
|
|
// operation to an explicit libcall as appropriate.
|
|
|
|
MVT::ValueType IntPtr = TLI.getPointerTy();
|
|
|
|
const Type *IntPtrTy = TLI.getTargetData().getIntPtrType();
|
|
|
|
std::vector<std::pair<SDOperand, const Type*> > Args;
|
|
|
|
|
2005-01-12 22:53:45 +08:00
|
|
|
const char *FnName = 0;
|
2005-01-11 13:57:22 +08:00
|
|
|
if (Node->getOpcode() == ISD::MEMSET) {
|
|
|
|
Args.push_back(std::make_pair(Tmp2, IntPtrTy));
|
2006-02-20 14:38:35 +08:00
|
|
|
// Extend the (previously legalized) ubyte argument to be an int value
|
|
|
|
// for the call.
|
|
|
|
if (Tmp3.getValueType() > MVT::i32)
|
|
|
|
Tmp3 = DAG.getNode(ISD::TRUNCATE, MVT::i32, Tmp3);
|
|
|
|
else
|
|
|
|
Tmp3 = DAG.getNode(ISD::ZERO_EXTEND, MVT::i32, Tmp3);
|
2005-01-11 13:57:22 +08:00
|
|
|
Args.push_back(std::make_pair(Tmp3, Type::IntTy));
|
|
|
|
Args.push_back(std::make_pair(Tmp4, IntPtrTy));
|
|
|
|
|
|
|
|
FnName = "memset";
|
|
|
|
} else if (Node->getOpcode() == ISD::MEMCPY ||
|
|
|
|
Node->getOpcode() == ISD::MEMMOVE) {
|
|
|
|
Args.push_back(std::make_pair(Tmp2, IntPtrTy));
|
|
|
|
Args.push_back(std::make_pair(Tmp3, IntPtrTy));
|
|
|
|
Args.push_back(std::make_pair(Tmp4, IntPtrTy));
|
|
|
|
FnName = Node->getOpcode() == ISD::MEMMOVE ? "memmove" : "memcpy";
|
|
|
|
} else {
|
|
|
|
assert(0 && "Unknown op!");
|
|
|
|
}
|
2005-05-13 00:53:42 +08:00
|
|
|
|
2005-01-11 13:57:22 +08:00
|
|
|
std::pair<SDOperand,SDOperand> CallResult =
|
2005-05-14 02:50:42 +08:00
|
|
|
TLI.LowerCallTo(Tmp1, Type::VoidTy, false, CallingConv::C, false,
|
2005-01-11 13:57:22 +08:00
|
|
|
DAG.getExternalSymbol(FnName, IntPtr), Args, DAG);
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = CallResult.second;
|
2005-01-16 15:29:19 +08:00
|
|
|
break;
|
|
|
|
}
|
2005-01-11 13:57:22 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
2005-05-10 04:23:03 +08:00
|
|
|
|
2005-04-02 12:00:59 +08:00
|
|
|
case ISD::SHL_PARTS:
|
|
|
|
case ISD::SRA_PARTS:
|
|
|
|
case ISD::SRL_PARTS: {
|
2005-01-21 02:52:28 +08:00
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
bool Changed = false;
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
|
|
|
|
Ops.push_back(LegalizeOp(Node->getOperand(i)));
|
|
|
|
Changed |= Ops.back() != Node->getOperand(i);
|
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
if (Changed)
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Ops);
|
2005-04-02 13:00:07 +08:00
|
|
|
|
2006-01-10 02:31:59 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(),
|
|
|
|
Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) {
|
|
|
|
SDOperand Tmp2, RetVal(0, 0);
|
2006-01-10 02:31:59 +08:00
|
|
|
for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i) {
|
2006-01-28 15:39:30 +08:00
|
|
|
Tmp2 = LegalizeOp(Tmp1.getValue(i));
|
2006-01-10 02:31:59 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, i), Tmp2);
|
|
|
|
if (i == Op.ResNo)
|
2006-01-19 12:54:52 +08:00
|
|
|
RetVal = Tmp2;
|
2006-01-10 02:31:59 +08:00
|
|
|
}
|
2006-01-11 03:43:26 +08:00
|
|
|
assert(RetVal.Val && "Illegal result number");
|
2006-01-10 02:31:59 +08:00
|
|
|
return RetVal;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-04-02 13:00:07 +08:00
|
|
|
// Since these produce multiple values, make sure to remember that we
|
|
|
|
// legalized all of them.
|
|
|
|
for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
|
|
|
|
AddLegalizedOperand(SDOperand(Node, i), Result.getValue(i));
|
|
|
|
return Result.getValue(Op.ResNo);
|
2005-01-21 02:52:28 +08:00
|
|
|
}
|
2005-04-02 13:00:07 +08:00
|
|
|
|
|
|
|
// Binary operators
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::ADD:
|
|
|
|
case ISD::SUB:
|
|
|
|
case ISD::MUL:
|
2005-04-11 11:01:51 +08:00
|
|
|
case ISD::MULHS:
|
|
|
|
case ISD::MULHU:
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::UDIV:
|
|
|
|
case ISD::SDIV:
|
|
|
|
case ISD::AND:
|
|
|
|
case ISD::OR:
|
|
|
|
case ISD::XOR:
|
2005-01-08 05:45:56 +08:00
|
|
|
case ISD::SHL:
|
|
|
|
case ISD::SRL:
|
|
|
|
case ISD::SRA:
|
2005-09-29 06:28:18 +08:00
|
|
|
case ISD::FADD:
|
|
|
|
case ISD::FSUB:
|
|
|
|
case ISD::FMUL:
|
|
|
|
case ISD::FDIV:
|
2005-01-07 15:47:09 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
|
2005-07-06 03:52:39 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(1).getValueType())) {
|
|
|
|
case Expand: assert(0 && "Not possible");
|
|
|
|
case Legal:
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the RHS.
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the RHS.
|
|
|
|
break;
|
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2005-12-25 07:42:32 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
2006-04-02 11:57:31 +08:00
|
|
|
default: assert(0 && "BinOp legalize operation not supported");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2005-12-25 09:07:37 +08:00
|
|
|
break;
|
2006-04-02 11:57:31 +08:00
|
|
|
case TargetLowering::Expand: {
|
|
|
|
assert(MVT::isVector(Node->getValueType(0)) &&
|
|
|
|
"Cannot expand this binary operator!");
|
|
|
|
// Expand the operation into a bunch of nasty scalar code.
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
MVT::ValueType EltVT = MVT::getVectorBaseType(Node->getValueType(0));
|
|
|
|
MVT::ValueType PtrVT = TLI.getPointerTy();
|
|
|
|
for (unsigned i = 0, e = MVT::getVectorNumElements(Node->getValueType(0));
|
|
|
|
i != e; ++i) {
|
|
|
|
SDOperand Idx = DAG.getConstant(i, PtrVT);
|
|
|
|
SDOperand LHS = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp1, Idx);
|
|
|
|
SDOperand RHS = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp2, Idx);
|
|
|
|
Ops.push_back(DAG.getNode(Node->getOpcode(), EltVT, LHS, RHS));
|
|
|
|
}
|
|
|
|
Result = DAG.getNode(ISD::BUILD_VECTOR, Node->getValueType(0), Ops);
|
|
|
|
break;
|
|
|
|
}
|
2005-12-25 07:42:32 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2006-03-05 13:09:38 +08:00
|
|
|
|
|
|
|
case ISD::FCOPYSIGN: // FCOPYSIGN does not require LHS/RHS to match type!
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
|
|
|
|
switch (getTypeAction(Node->getOperand(1).getValueType())) {
|
|
|
|
case Expand: assert(0 && "Not possible");
|
|
|
|
case Legal:
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the RHS.
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the RHS.
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
|
|
|
default: assert(0 && "Operation not supported");
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2006-03-13 14:08:38 +08:00
|
|
|
break;
|
2006-03-05 13:09:38 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Expand:
|
2006-03-13 14:08:38 +08:00
|
|
|
// If this target supports fabs/fneg natively, do this efficiently.
|
|
|
|
if (TLI.isOperationLegal(ISD::FABS, Tmp1.getValueType()) &&
|
|
|
|
TLI.isOperationLegal(ISD::FNEG, Tmp1.getValueType())) {
|
|
|
|
// Get the sign bit of the RHS.
|
|
|
|
MVT::ValueType IVT =
|
|
|
|
Tmp2.getValueType() == MVT::f32 ? MVT::i32 : MVT::i64;
|
|
|
|
SDOperand SignBit = DAG.getNode(ISD::BIT_CONVERT, IVT, Tmp2);
|
|
|
|
SignBit = DAG.getSetCC(TLI.getSetCCResultTy(),
|
|
|
|
SignBit, DAG.getConstant(0, IVT), ISD::SETLT);
|
|
|
|
// Get the absolute value of the result.
|
|
|
|
SDOperand AbsVal = DAG.getNode(ISD::FABS, Tmp1.getValueType(), Tmp1);
|
|
|
|
// Select between the nabs and abs value based on the sign bit of
|
|
|
|
// the input.
|
|
|
|
Result = DAG.getNode(ISD::SELECT, AbsVal.getValueType(), SignBit,
|
|
|
|
DAG.getNode(ISD::FNEG, AbsVal.getValueType(),
|
|
|
|
AbsVal),
|
|
|
|
AbsVal);
|
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, do bitwise ops!
|
|
|
|
|
|
|
|
// copysign -> copysignf/copysign libcall.
|
2006-03-05 13:09:38 +08:00
|
|
|
const char *FnName;
|
|
|
|
if (Node->getValueType(0) == MVT::f32) {
|
|
|
|
FnName = "copysignf";
|
|
|
|
if (Tmp2.getValueType() != MVT::f32) // Force operands to match type.
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1,
|
|
|
|
DAG.getNode(ISD::FP_ROUND, MVT::f32, Tmp2));
|
|
|
|
} else {
|
|
|
|
FnName = "copysign";
|
|
|
|
if (Tmp2.getValueType() != MVT::f64) // Force operands to match type.
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1,
|
|
|
|
DAG.getNode(ISD::FP_EXTEND, MVT::f64, Tmp2));
|
|
|
|
}
|
|
|
|
SDOperand Dummy;
|
|
|
|
Result = ExpandLibCall(FnName, Node, Dummy);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2006-02-17 13:43:56 +08:00
|
|
|
case ISD::ADDC:
|
|
|
|
case ISD::SUBC:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
|
|
|
// Since this produces two values, make sure to remember that we legalized
|
|
|
|
// both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
|
|
|
return Result;
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2006-02-17 13:43:56 +08:00
|
|
|
case ISD::ADDE:
|
|
|
|
case ISD::SUBE:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1));
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
|
|
|
|
// Since this produces two values, make sure to remember that we legalized
|
|
|
|
// both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
|
|
|
|
return Result;
|
|
|
|
|
2005-10-18 08:27:41 +08:00
|
|
|
case ISD::BUILD_PAIR: {
|
|
|
|
MVT::ValueType PairTy = Node->getValueType(0);
|
|
|
|
// TODO: handle the case where the Lo and Hi operands are not of legal type
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Lo
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Hi
|
|
|
|
switch (TLI.getOperationAction(ISD::BUILD_PAIR, PairTy)) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Promote:
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
assert(0 && "Cannot promote/custom this yet!");
|
2005-10-18 08:27:41 +08:00
|
|
|
case TargetLowering::Legal:
|
|
|
|
if (Tmp1 != Node->getOperand(0) || Tmp2 != Node->getOperand(1))
|
|
|
|
Result = DAG.getNode(ISD::BUILD_PAIR, PairTy, Tmp1, Tmp2);
|
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, PairTy, Tmp1);
|
|
|
|
Tmp2 = DAG.getNode(ISD::ANY_EXTEND, PairTy, Tmp2);
|
|
|
|
Tmp2 = DAG.getNode(ISD::SHL, PairTy, Tmp2,
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(PairTy)/2,
|
|
|
|
TLI.getShiftAmountTy()));
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::OR, PairTy, Tmp1, Tmp2);
|
2005-10-18 08:27:41 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-04-06 08:23:54 +08:00
|
|
|
case ISD::UREM:
|
|
|
|
case ISD::SREM:
|
2005-09-29 06:28:18 +08:00
|
|
|
case ISD::FREM:
|
2005-04-06 08:23:54 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // RHS
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2005-04-06 08:23:54 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Promote: assert(0 && "Cannot promote this yet!");
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2005-12-25 09:07:37 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
2005-12-25 09:07:37 +08:00
|
|
|
break;
|
2005-08-04 04:31:37 +08:00
|
|
|
case TargetLowering::Expand:
|
|
|
|
if (MVT::isInteger(Node->getValueType(0))) {
|
2006-01-28 15:39:30 +08:00
|
|
|
// X % Y -> X-X/Y*Y
|
2005-08-04 04:31:37 +08:00
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
2006-01-28 15:39:30 +08:00
|
|
|
unsigned Opc = Node->getOpcode() == ISD::UREM ? ISD::UDIV : ISD::SDIV;
|
2005-08-04 04:31:37 +08:00
|
|
|
Result = DAG.getNode(Opc, VT, Tmp1, Tmp2);
|
|
|
|
Result = DAG.getNode(ISD::MUL, VT, Result, Tmp2);
|
|
|
|
Result = DAG.getNode(ISD::SUB, VT, Tmp1, Result);
|
|
|
|
} else {
|
|
|
|
// Floating point mod -> fmod libcall.
|
|
|
|
const char *FnName = Node->getValueType(0) == MVT::f32 ? "fmodf":"fmod";
|
|
|
|
SDOperand Dummy;
|
2006-01-28 12:28:26 +08:00
|
|
|
Result = ExpandLibCall(FnName, Node, Dummy);
|
2005-04-06 08:23:54 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2006-01-26 02:21:52 +08:00
|
|
|
case ISD::VAARG: {
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
|
|
|
|
2006-01-28 15:42:08 +08:00
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
2006-01-26 02:21:52 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2006-01-26 02:21:52 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
|
|
|
Result = Result.getValue(0);
|
2006-01-28 15:39:30 +08:00
|
|
|
Tmp1 = Result.getValue(1);
|
|
|
|
|
|
|
|
if (isCustom) {
|
|
|
|
Tmp2 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp2.Val) {
|
|
|
|
Result = LegalizeOp(Tmp2);
|
|
|
|
Tmp1 = LegalizeOp(Tmp2.getValue(1));
|
|
|
|
}
|
|
|
|
}
|
2006-01-26 02:21:52 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand: {
|
|
|
|
SDOperand VAList = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp2,
|
|
|
|
Node->getOperand(2));
|
|
|
|
// Increment the pointer, VAList, to the next vaarg
|
|
|
|
Tmp3 = DAG.getNode(ISD::ADD, TLI.getPointerTy(), VAList,
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(VT)/8,
|
|
|
|
TLI.getPointerTy()));
|
|
|
|
// Store the incremented VAList to the legalized pointer
|
|
|
|
Tmp3 = DAG.getNode(ISD::STORE, MVT::Other, VAList.getValue(1), Tmp3, Tmp2,
|
|
|
|
Node->getOperand(2));
|
|
|
|
// Load the actual argument out of the pointer VAList
|
|
|
|
Result = DAG.getLoad(VT, Tmp3, VAList, DAG.getSrcValue(0));
|
2006-01-28 15:39:30 +08:00
|
|
|
Tmp1 = LegalizeOp(Result.getValue(1));
|
2006-01-26 02:21:52 +08:00
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
// Since VAARG produces two values, make sure to remember that we
|
|
|
|
// legalized both of them.
|
|
|
|
AddLegalizedOperand(SDOperand(Node, 0), Result);
|
2006-01-28 15:39:30 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), Tmp1);
|
|
|
|
return Op.ResNo ? Tmp1 : Result;
|
2006-01-26 02:21:52 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
case ISD::VACOPY:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the dest pointer.
|
|
|
|
Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the source pointer.
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::VACOPY, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2006-01-26 02:21:52 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3,
|
|
|
|
Node->getOperand(3), Node->getOperand(4));
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
2006-01-26 02:21:52 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
// This defaults to loading a pointer from the input and storing it to the
|
|
|
|
// output, returning the chain.
|
|
|
|
Tmp4 = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp3, Node->getOperand(3));
|
|
|
|
Result = DAG.getNode(ISD::STORE, MVT::Other, Tmp4.getValue(1), Tmp4, Tmp2,
|
|
|
|
Node->getOperand(4));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::VAEND:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
|
|
|
|
|
|
|
switch (TLI.getOperationAction(ISD::VAEND, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2006-01-26 02:21:52 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Tmp1, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
2006-01-26 02:21:52 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = Tmp1; // Default to a no-op, return the chain
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::VASTART:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
|
|
|
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
|
|
|
|
|
2006-01-26 02:21:52 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::VASTART, MVT::Other)) {
|
|
|
|
default: assert(0 && "This action is not supported yet!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Legal: break;
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
2006-01-26 02:21:52 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2006-01-12 05:21:00 +08:00
|
|
|
case ISD::ROTL:
|
|
|
|
case ISD::ROTR:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
|
|
|
|
Tmp2 = LegalizeOp(Node->getOperand(1)); // RHS
|
2006-01-28 15:39:30 +08:00
|
|
|
|
|
|
|
assert(TLI.isOperationLegal(Node->getOpcode(), Node->getValueType(0)) &&
|
|
|
|
"Cannot handle this yet!");
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
|
2006-01-12 05:21:00 +08:00
|
|
|
break;
|
|
|
|
|
2006-01-14 11:14:10 +08:00
|
|
|
case ISD::BSWAP:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Op
|
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
assert(0 && "Cannot custom legalize this yet!");
|
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Promote: {
|
|
|
|
MVT::ValueType OVT = Tmp1.getValueType();
|
|
|
|
MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
|
|
|
|
unsigned DiffBits = getSizeInBits(NVT) - getSizeInBits(OVT);
|
|
|
|
|
|
|
|
Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
|
|
|
|
Tmp1 = DAG.getNode(ISD::BSWAP, NVT, Tmp1);
|
|
|
|
Result = DAG.getNode(ISD::SRL, NVT, Tmp1,
|
|
|
|
DAG.getConstant(DiffBits, TLI.getShiftAmountTy()));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = ExpandBSWAP(Tmp1);
|
|
|
|
break;
|
2006-01-14 11:14:10 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2005-05-04 01:19:30 +08:00
|
|
|
case ISD::CTPOP:
|
|
|
|
case ISD::CTTZ:
|
|
|
|
case ISD::CTLZ:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0)); // Op
|
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom: assert(0 && "Cannot custom handle this yet!");
|
2005-05-04 01:19:30 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-05-04 01:19:30 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Promote: {
|
|
|
|
MVT::ValueType OVT = Tmp1.getValueType();
|
|
|
|
MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
|
2005-05-11 12:51:16 +08:00
|
|
|
|
|
|
|
// Zero extend the argument.
|
2005-05-04 01:19:30 +08:00
|
|
|
Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
|
|
|
|
// Perform the larger operation, then subtract if needed.
|
|
|
|
Tmp1 = DAG.getNode(Node->getOpcode(), Node->getValueType(0), Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
switch (Node->getOpcode()) {
|
2005-05-04 01:19:30 +08:00
|
|
|
case ISD::CTPOP:
|
|
|
|
Result = Tmp1;
|
|
|
|
break;
|
|
|
|
case ISD::CTTZ:
|
|
|
|
//if Tmp1 == sizeinbits(NVT) then Tmp1 = sizeinbits(Old VT)
|
2005-08-10 04:20:18 +08:00
|
|
|
Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1,
|
|
|
|
DAG.getConstant(getSizeInBits(NVT), NVT),
|
|
|
|
ISD::SETEQ);
|
2005-07-27 14:12:32 +08:00
|
|
|
Result = DAG.getNode(ISD::SELECT, NVT, Tmp2,
|
2005-05-04 01:19:30 +08:00
|
|
|
DAG.getConstant(getSizeInBits(OVT),NVT), Tmp1);
|
|
|
|
break;
|
|
|
|
case ISD::CTLZ:
|
2006-01-28 15:39:30 +08:00
|
|
|
// Tmp1 = Tmp1 - (sizeinbits(NVT) - sizeinbits(Old VT))
|
2005-07-27 14:12:32 +08:00
|
|
|
Result = DAG.getNode(ISD::SUB, NVT, Tmp1,
|
|
|
|
DAG.getConstant(getSizeInBits(NVT) -
|
2005-05-04 01:19:30 +08:00
|
|
|
getSizeInBits(OVT), NVT));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case TargetLowering::Expand:
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = ExpandBitCount(Node->getOpcode(), Tmp1);
|
2005-05-04 01:19:30 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-07-27 14:12:32 +08:00
|
|
|
|
2005-04-02 13:00:07 +08:00
|
|
|
// Unary operators
|
|
|
|
case ISD::FABS:
|
|
|
|
case ISD::FNEG:
|
2005-04-29 05:44:33 +08:00
|
|
|
case ISD::FSQRT:
|
|
|
|
case ISD::FSIN:
|
|
|
|
case ISD::FCOS:
|
2005-04-02 13:00:07 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Promote:
|
|
|
|
case TargetLowering::Custom:
|
2006-02-01 02:14:25 +08:00
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
2005-04-02 13:00:07 +08:00
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2006-02-01 02:14:25 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
2005-04-02 13:00:07 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
2006-01-28 15:39:30 +08:00
|
|
|
switch (Node->getOpcode()) {
|
|
|
|
default: assert(0 && "Unreachable!");
|
|
|
|
case ISD::FNEG:
|
2005-04-02 13:00:07 +08:00
|
|
|
// Expand Y = FNEG(X) -> Y = SUB -0.0, X
|
|
|
|
Tmp2 = DAG.getConstantFP(-0.0, Node->getValueType(0));
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::FSUB, Node->getValueType(0), Tmp2, Tmp1);
|
2005-04-30 12:43:14 +08:00
|
|
|
break;
|
|
|
|
case ISD::FABS: {
|
2005-04-02 13:26:37 +08:00
|
|
|
// Expand Y = FABS(X) -> Y = (X >u 0.0) ? X : fneg(X).
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
Tmp2 = DAG.getConstantFP(0.0, VT);
|
2005-08-10 04:20:18 +08:00
|
|
|
Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1, Tmp2, ISD::SETUGT);
|
2005-04-02 13:26:37 +08:00
|
|
|
Tmp3 = DAG.getNode(ISD::FNEG, VT, Tmp1);
|
|
|
|
Result = DAG.getNode(ISD::SELECT, VT, Tmp2, Tmp1, Tmp3);
|
2005-04-30 12:43:14 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::FSQRT:
|
|
|
|
case ISD::FSIN:
|
|
|
|
case ISD::FCOS: {
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
const char *FnName = 0;
|
|
|
|
switch(Node->getOpcode()) {
|
|
|
|
case ISD::FSQRT: FnName = VT == MVT::f32 ? "sqrtf" : "sqrt"; break;
|
|
|
|
case ISD::FSIN: FnName = VT == MVT::f32 ? "sinf" : "sin"; break;
|
|
|
|
case ISD::FCOS: FnName = VT == MVT::f32 ? "cosf" : "cos"; break;
|
|
|
|
default: assert(0 && "Unreachable!");
|
|
|
|
}
|
2005-08-05 05:43:28 +08:00
|
|
|
SDOperand Dummy;
|
2006-01-28 12:28:26 +08:00
|
|
|
Result = ExpandLibCall(FnName, Node, Dummy);
|
2005-04-30 12:43:14 +08:00
|
|
|
break;
|
|
|
|
}
|
2005-04-02 13:00:07 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-12-23 08:16:34 +08:00
|
|
|
|
|
|
|
case ISD::BIT_CONVERT:
|
2006-01-23 15:30:46 +08:00
|
|
|
if (!isTypeLegal(Node->getOperand(0).getValueType())) {
|
2005-12-23 08:16:34 +08:00
|
|
|
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
|
2006-01-23 15:30:46 +08:00
|
|
|
} else {
|
2005-12-23 08:16:34 +08:00
|
|
|
switch (TLI.getOperationAction(ISD::BIT_CONVERT,
|
|
|
|
Node->getOperand(0).getValueType())) {
|
|
|
|
default: assert(0 && "Unknown operation action!");
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
|
|
|
|
break;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-12-23 08:16:34 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
2006-03-24 10:26:29 +08:00
|
|
|
case ISD::VBIT_CONVERT: {
|
|
|
|
assert(Op.getOperand(0).getValueType() == MVT::Vector &&
|
|
|
|
"Can only have VBIT_CONVERT where input or output is MVT::Vector!");
|
|
|
|
|
|
|
|
// The input has to be a vector type, we have to either scalarize it, pack
|
|
|
|
// it, or convert it based on whether the input vector type is legal.
|
|
|
|
SDNode *InVal = Node->getOperand(0).Val;
|
|
|
|
unsigned NumElems =
|
|
|
|
cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// Figure out if there is a Packed type corresponding to this Vector
|
|
|
|
// type. If so, convert to the packed type.
|
|
|
|
MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
|
|
|
|
if (TVT != MVT::Other && TLI.isTypeLegal(TVT)) {
|
|
|
|
// Turn this into a bit convert of the packed input.
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0),
|
|
|
|
PackVectorOp(Node->getOperand(0), TVT));
|
|
|
|
break;
|
|
|
|
} else if (NumElems == 1) {
|
|
|
|
// Turn this into a bit convert of the scalar input.
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0),
|
|
|
|
PackVectorOp(Node->getOperand(0), EVT));
|
|
|
|
break;
|
|
|
|
} else {
|
|
|
|
// FIXME: UNIMP! Store then reload
|
|
|
|
assert(0 && "Cast from unsupported vector type not implemented yet!");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-04-02 13:00:07 +08:00
|
|
|
// Conversion operators. The source and destination have different types.
|
2005-07-29 07:31:12 +08:00
|
|
|
case ISD::SINT_TO_FP:
|
|
|
|
case ISD::UINT_TO_FP: {
|
|
|
|
bool isSigned = Node->getOpcode() == ISD::SINT_TO_FP;
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
2005-07-31 02:33:25 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(),
|
2005-07-29 07:31:12 +08:00
|
|
|
Node->getOperand(0).getValueType())) {
|
|
|
|
default: assert(0 && "Unknown operation action!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
|
|
|
break;
|
2005-07-29 07:31:12 +08:00
|
|
|
case TargetLowering::Expand:
|
Added generic code expansion for [signed|unsigned] i32 to [f32|f64] casts in the
legalizer. PowerPC now uses this expansion instead of ISel version.
Example:
// signed integer to double conversion
double f1(signed x) {
return (double)x;
}
// unsigned integer to double conversion
double f2(unsigned x) {
return (double)x;
}
// signed integer to float conversion
float f3(signed x) {
return (float)x;
}
// unsigned integer to float conversion
float f4(unsigned x) {
return (float)x;
}
Byte Code:
internal fastcc double %_Z2f1i(int %x) {
entry:
%tmp.1 = cast int %x to double ; <double> [#uses=1]
ret double %tmp.1
}
internal fastcc double %_Z2f2j(uint %x) {
entry:
%tmp.1 = cast uint %x to double ; <double> [#uses=1]
ret double %tmp.1
}
internal fastcc float %_Z2f3i(int %x) {
entry:
%tmp.1 = cast int %x to float ; <float> [#uses=1]
ret float %tmp.1
}
internal fastcc float %_Z2f4j(uint %x) {
entry:
%tmp.1 = cast uint %x to float ; <float> [#uses=1]
ret float %tmp.1
}
internal fastcc double %_Z2g1i(int %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.2 = cast int %x to uint ; <uint> [#uses=1]
%tmp.3 = xor uint %tmp.2, 2147483648 ; <uint> [#uses=1]
%tmp.5 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %tmp.3, uint* %tmp.5
%tmp.9 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.10 = load double* %tmp.9 ; <double> [#uses=1]
%tmp.13 = load double* cast (long* %signed_bias to double*) ; <double> [#uses=1]
%tmp.14 = sub double %tmp.10, %tmp.13 ; <double> [#uses=1]
ret double %tmp.14
}
internal fastcc double %_Z2g2j(uint %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.1 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %x, uint* %tmp.1
%tmp.4 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.5 = load double* %tmp.4 ; <double> [#uses=1]
%tmp.8 = load double* cast (long* %unsigned_bias to double*) ; <double> [#uses=1]
%tmp.9 = sub double %tmp.5, %tmp.8 ; <double> [#uses=1]
ret double %tmp.9
}
internal fastcc float %_Z2g3i(int %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.2 = cast int %x to uint ; <uint> [#uses=1]
%tmp.3 = xor uint %tmp.2, 2147483648 ; <uint> [#uses=1]
%tmp.5 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %tmp.3, uint* %tmp.5
%tmp.9 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.10 = load double* %tmp.9 ; <double> [#uses=1]
%tmp.13 = load double* cast (long* %signed_bias to double*) ; <double> [#uses=1]
%tmp.14 = sub double %tmp.10, %tmp.13 ; <double> [#uses=1]
%tmp.16 = cast double %tmp.14 to float ; <float> [#uses=1]
ret float %tmp.16
}
internal fastcc float %_Z2g4j(uint %x) {
entry:
%buffer = alloca [2 x uint] ; <[2 x uint]*> [#uses=3]
%tmp.0 = getelementptr [2 x uint]* %buffer, int 0, int 0 ; <uint*> [#uses=1]
store uint 1127219200, uint* %tmp.0
%tmp.1 = getelementptr [2 x uint]* %buffer, int 0, int 1 ; <uint*> [#uses=1]
store uint %x, uint* %tmp.1
%tmp.4 = cast [2 x uint]* %buffer to double* ; <double*> [#uses=1]
%tmp.5 = load double* %tmp.4 ; <double> [#uses=1]
%tmp.8 = load double* cast (long* %unsigned_bias to double*) ; <double> [#uses=1]
%tmp.9 = sub double %tmp.5, %tmp.8 ; <double> [#uses=1]
%tmp.11 = cast double %tmp.9 to float ; <float> [#uses=1]
ret float %tmp.11
}
PowerPC Code:
.machine ppc970
.const
.align 2
.CPIl1__Z2f1i_0: ; float 0x4330000080000000
.long 1501560836 ; float 4.5036e+15
.text
.align 2
.globl l1__Z2f1i
l1__Z2f1i:
.LBBl1__Z2f1i_0: ; entry
xoris r2, r3, 32768
stw r2, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl1__Z2f1i_0)
lfs f1, lo16(.CPIl1__Z2f1i_0)(r2)
fsub f1, f0, f1
blr
.const
.align 2
.CPIl2__Z2f2j_0: ; float 0x4330000000000000
.long 1501560832 ; float 4.5036e+15
.text
.align 2
.globl l2__Z2f2j
l2__Z2f2j:
.LBBl2__Z2f2j_0: ; entry
stw r3, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl2__Z2f2j_0)
lfs f1, lo16(.CPIl2__Z2f2j_0)(r2)
fsub f1, f0, f1
blr
.const
.align 2
.CPIl3__Z2f3i_0: ; float 0x4330000080000000
.long 1501560836 ; float 4.5036e+15
.text
.align 2
.globl l3__Z2f3i
l3__Z2f3i:
.LBBl3__Z2f3i_0: ; entry
xoris r2, r3, 32768
stw r2, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl3__Z2f3i_0)
lfs f1, lo16(.CPIl3__Z2f3i_0)(r2)
fsub f0, f0, f1
frsp f1, f0
blr
.const
.align 2
.CPIl4__Z2f4j_0: ; float 0x4330000000000000
.long 1501560832 ; float 4.5036e+15
.text
.align 2
.globl l4__Z2f4j
l4__Z2f4j:
.LBBl4__Z2f4j_0: ; entry
stw r3, -4(r1)
lis r2, 17200
stw r2, -8(r1)
lfd f0, -8(r1)
lis r2, ha16(.CPIl4__Z2f4j_0)
lfs f1, lo16(.CPIl4__Z2f4j_0)(r2)
fsub f0, f0, f1
frsp f1, f0
blr
llvm-svn: 22814
2005-08-17 08:39:29 +08:00
|
|
|
Result = ExpandLegalINT_TO_FP(isSigned,
|
|
|
|
LegalizeOp(Node->getOperand(0)),
|
|
|
|
Node->getValueType(0));
|
2006-01-28 15:39:30 +08:00
|
|
|
break;
|
2005-07-29 07:31:12 +08:00
|
|
|
case TargetLowering::Promote:
|
|
|
|
Result = PromoteLegalINT_TO_FP(LegalizeOp(Node->getOperand(0)),
|
|
|
|
Node->getValueType(0),
|
|
|
|
isSigned);
|
|
|
|
break;
|
2005-11-30 14:43:03 +08:00
|
|
|
}
|
2005-07-29 07:31:12 +08:00
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
Result = ExpandIntToFP(Node->getOpcode() == ISD::SINT_TO_FP,
|
|
|
|
Node->getValueType(0), Node->getOperand(0));
|
|
|
|
break;
|
|
|
|
case Promote:
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
2005-07-29 07:31:12 +08:00
|
|
|
if (isSigned) {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, Tmp1.getValueType(),
|
|
|
|
Tmp1, DAG.getValueType(Node->getOperand(0).getValueType()));
|
2005-07-29 07:31:12 +08:00
|
|
|
} else {
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = DAG.getZeroExtendInReg(Tmp1,
|
|
|
|
Node->getOperand(0).getValueType());
|
2005-07-29 07:31:12 +08:00
|
|
|
}
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
|
|
|
Result = LegalizeOp(Result); // The 'op' is not necessarily legal!
|
2005-07-29 07:31:12 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::TRUNCATE:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-07-29 07:31:12 +08:00
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
|
|
|
|
|
|
|
|
// Since the result is legal, we should just be able to truncate the low
|
|
|
|
// part of the source.
|
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0), Tmp1);
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, Op.getValueType(), Result);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-07-29 07:31:12 +08:00
|
|
|
case ISD::FP_TO_SINT:
|
|
|
|
case ISD::FP_TO_UINT:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
2005-07-30 08:04:12 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
|
|
|
|
2005-07-29 08:11:56 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))){
|
|
|
|
default: assert(0 && "Unknown operation action!");
|
2006-01-28 15:39:30 +08:00
|
|
|
case TargetLowering::Custom:
|
|
|
|
isCustom = true;
|
|
|
|
// FALLTHROUGH
|
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (isCustom) {
|
|
|
|
Tmp1 = TLI.LowerOperation(Result, DAG);
|
|
|
|
if (Tmp1.Val) Result = Tmp1;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case TargetLowering::Promote:
|
|
|
|
Result = PromoteLegalFP_TO_INT(Tmp1, Node->getValueType(0),
|
|
|
|
Node->getOpcode() == ISD::FP_TO_SINT);
|
|
|
|
break;
|
2005-07-29 08:11:56 +08:00
|
|
|
case TargetLowering::Expand:
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
if (Node->getOpcode() == ISD::FP_TO_UINT) {
|
|
|
|
SDOperand True, False;
|
|
|
|
MVT::ValueType VT = Node->getOperand(0).getValueType();
|
|
|
|
MVT::ValueType NVT = Node->getValueType(0);
|
|
|
|
unsigned ShiftAmt = MVT::getSizeInBits(Node->getValueType(0))-1;
|
|
|
|
Tmp2 = DAG.getConstantFP((double)(1ULL << ShiftAmt), VT);
|
|
|
|
Tmp3 = DAG.getSetCC(TLI.getSetCCResultTy(),
|
|
|
|
Node->getOperand(0), Tmp2, ISD::SETLT);
|
|
|
|
True = DAG.getNode(ISD::FP_TO_SINT, NVT, Node->getOperand(0));
|
|
|
|
False = DAG.getNode(ISD::FP_TO_SINT, NVT,
|
2005-09-29 06:28:18 +08:00
|
|
|
DAG.getNode(ISD::FSUB, VT, Node->getOperand(0),
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
Tmp2));
|
|
|
|
False = DAG.getNode(ISD::XOR, NVT, False,
|
|
|
|
DAG.getConstant(1ULL << ShiftAmt, NVT));
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::SELECT, NVT, Tmp3, True, False);
|
|
|
|
break;
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
} else {
|
|
|
|
assert(0 && "Do not know how to expand FP_TO_SINT yet!");
|
|
|
|
}
|
|
|
|
break;
|
2005-07-29 08:11:56 +08:00
|
|
|
}
|
2005-07-29 07:31:12 +08:00
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
assert(0 && "Shouldn't need to expand other operators here!");
|
|
|
|
case Promote:
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Result = DAG.UpdateNodeOperands(Result, LegalizeOp(Tmp1));
|
|
|
|
Result = LegalizeOp(Result);
|
2005-07-29 07:31:12 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-09-02 08:18:10 +08:00
|
|
|
case ISD::ANY_EXTEND:
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::ZERO_EXTEND:
|
|
|
|
case ISD::SIGN_EXTEND:
|
2005-01-08 05:45:56 +08:00
|
|
|
case ISD::FP_EXTEND:
|
|
|
|
case ISD::FP_ROUND:
|
2005-01-07 15:47:09 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
2006-01-28 15:39:30 +08:00
|
|
|
case Expand: assert(0 && "Shouldn't need to expand other operators here!");
|
2005-01-07 15:47:09 +08:00
|
|
|
case Legal:
|
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1);
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case Promote:
|
|
|
|
switch (Node->getOpcode()) {
|
2005-09-02 08:18:10 +08:00
|
|
|
case ISD::ANY_EXTEND:
|
2006-01-28 18:58:55 +08:00
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Tmp1);
|
2005-09-02 08:18:10 +08:00
|
|
|
break;
|
2005-01-16 08:38:00 +08:00
|
|
|
case ISD::ZERO_EXTEND:
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
2005-09-02 08:18:10 +08:00
|
|
|
Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Result);
|
2005-04-13 10:38:47 +08:00
|
|
|
Result = DAG.getZeroExtendInReg(Result,
|
|
|
|
Node->getOperand(0).getValueType());
|
2005-01-15 13:21:40 +08:00
|
|
|
break;
|
|
|
|
case ISD::SIGN_EXTEND:
|
2005-01-16 08:38:00 +08:00
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
2005-09-02 08:18:10 +08:00
|
|
|
Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Result);
|
2005-01-16 08:38:00 +08:00
|
|
|
Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
|
2005-07-10 08:07:11 +08:00
|
|
|
Result,
|
|
|
|
DAG.getValueType(Node->getOperand(0).getValueType()));
|
2005-01-16 08:38:00 +08:00
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::FP_EXTEND:
|
2005-01-16 08:38:00 +08:00
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
if (Result.getValueType() != Op.getValueType())
|
|
|
|
// Dynamically dead while we have only 2 FP types.
|
|
|
|
Result = DAG.getNode(ISD::FP_EXTEND, Op.getValueType(), Result);
|
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::FP_ROUND:
|
2005-01-16 13:06:12 +08:00
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), Op.getValueType(), Result);
|
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
break;
|
2005-01-15 14:18:18 +08:00
|
|
|
case ISD::FP_ROUND_INREG:
|
2005-04-13 10:38:47 +08:00
|
|
|
case ISD::SIGN_EXTEND_INREG: {
|
2005-01-15 14:18:18 +08:00
|
|
|
Tmp1 = LegalizeOp(Node->getOperand(0));
|
2005-07-10 08:07:11 +08:00
|
|
|
MVT::ValueType ExtraVT = cast<VTSDNode>(Node->getOperand(1))->getVT();
|
2005-01-15 15:15:18 +08:00
|
|
|
|
|
|
|
// If this operation is not supported, convert it to a shl/shr or load/store
|
|
|
|
// pair.
|
2005-01-16 15:29:19 +08:00
|
|
|
switch (TLI.getOperationAction(Node->getOpcode(), ExtraVT)) {
|
|
|
|
default: assert(0 && "This action not supported for this op yet!");
|
|
|
|
case TargetLowering::Legal:
|
2006-01-28 18:58:55 +08:00
|
|
|
Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
|
2005-01-16 15:29:19 +08:00
|
|
|
break;
|
|
|
|
case TargetLowering::Expand:
|
2005-01-15 15:15:18 +08:00
|
|
|
// If this is an integer extend and shifts are supported, do that.
|
2005-04-13 10:38:47 +08:00
|
|
|
if (Node->getOpcode() == ISD::SIGN_EXTEND_INREG) {
|
2005-01-15 15:15:18 +08:00
|
|
|
// NOTE: we could fall back on load/store here too for targets without
|
|
|
|
// SAR. However, it is doubtful that any exist.
|
|
|
|
unsigned BitsDiff = MVT::getSizeInBits(Node->getValueType(0)) -
|
|
|
|
MVT::getSizeInBits(ExtraVT);
|
2005-01-22 08:31:52 +08:00
|
|
|
SDOperand ShiftCst = DAG.getConstant(BitsDiff, TLI.getShiftAmountTy());
|
2005-01-15 15:15:18 +08:00
|
|
|
Result = DAG.getNode(ISD::SHL, Node->getValueType(0),
|
|
|
|
Node->getOperand(0), ShiftCst);
|
|
|
|
Result = DAG.getNode(ISD::SRA, Node->getValueType(0),
|
|
|
|
Result, ShiftCst);
|
|
|
|
} else if (Node->getOpcode() == ISD::FP_ROUND_INREG) {
|
|
|
|
// The only way we can lower this is to turn it into a STORETRUNC,
|
|
|
|
// EXTLOAD pair, targetting a temporary location (a stack slot).
|
|
|
|
|
|
|
|
// NOTE: there is a choice here between constantly creating new stack
|
|
|
|
// slots and always reusing the same one. We currently always create
|
|
|
|
// new ones, as reuse may inhibit scheduling.
|
|
|
|
const Type *Ty = MVT::getTypeForValueType(ExtraVT);
|
|
|
|
unsigned TySize = (unsigned)TLI.getTargetData().getTypeSize(Ty);
|
|
|
|
unsigned Align = TLI.getTargetData().getTypeAlignment(Ty);
|
|
|
|
MachineFunction &MF = DAG.getMachineFunction();
|
2005-04-22 06:36:52 +08:00
|
|
|
int SSFI =
|
2005-01-15 15:15:18 +08:00
|
|
|
MF.getFrameInfo()->CreateStackObject((unsigned)TySize, Align);
|
|
|
|
SDOperand StackSlot = DAG.getFrameIndex(SSFI, TLI.getPointerTy());
|
|
|
|
Result = DAG.getNode(ISD::TRUNCSTORE, MVT::Other, DAG.getEntryNode(),
|
2005-05-10 04:23:03 +08:00
|
|
|
Node->getOperand(0), StackSlot,
|
2005-07-10 08:29:18 +08:00
|
|
|
DAG.getSrcValue(NULL), DAG.getValueType(ExtraVT));
|
2005-07-10 09:55:33 +08:00
|
|
|
Result = DAG.getExtLoad(ISD::EXTLOAD, Node->getValueType(0),
|
|
|
|
Result, StackSlot, DAG.getSrcValue(NULL),
|
|
|
|
ExtraVT);
|
2005-01-15 15:15:18 +08:00
|
|
|
} else {
|
|
|
|
assert(0 && "Unknown op");
|
|
|
|
}
|
2005-01-16 15:29:19 +08:00
|
|
|
break;
|
2005-01-15 15:15:18 +08:00
|
|
|
}
|
2005-01-15 14:18:18 +08:00
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
2005-01-15 15:15:18 +08:00
|
|
|
}
|
2006-01-28 15:39:30 +08:00
|
|
|
|
2006-04-08 12:13:17 +08:00
|
|
|
assert(Result.getValueType() == Op.getValueType() &&
|
|
|
|
"Bad legalization!");
|
|
|
|
|
2006-01-28 15:39:30 +08:00
|
|
|
// Make sure that the generated code is itself legal.
|
|
|
|
if (Result != Op)
|
|
|
|
Result = LegalizeOp(Result);
|
2005-01-07 15:47:09 +08:00
|
|
|
|
2005-05-13 00:53:42 +08:00
|
|
|
// Note that LegalizeOp may be reentered even from single-use nodes, which
|
|
|
|
// means that we always must cache transformed nodes.
|
|
|
|
AddLegalizedOperand(Op, Result);
|
2005-01-07 15:47:09 +08:00
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
|
2005-01-16 06:16:26 +08:00
|
|
|
/// PromoteOp - Given an operation that produces a value in an invalid type,
|
|
|
|
/// promote it to compute the value into a larger type. The produced value will
|
|
|
|
/// have the correct bits for the low portion of the register, but no guarantee
|
|
|
|
/// is made about the top bits: it may be zero, sign-extended, or garbage.
|
2005-01-15 13:21:40 +08:00
|
|
|
SDOperand SelectionDAGLegalize::PromoteOp(SDOperand Op) {
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
2005-01-16 09:11:45 +08:00
|
|
|
MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
|
2005-01-15 13:21:40 +08:00
|
|
|
assert(getTypeAction(VT) == Promote &&
|
|
|
|
"Caller should expand or legalize operands that are not promotable!");
|
|
|
|
assert(NVT > VT && MVT::isInteger(NVT) == MVT::isInteger(VT) &&
|
|
|
|
"Cannot promote to smaller type!");
|
|
|
|
|
|
|
|
SDOperand Tmp1, Tmp2, Tmp3;
|
|
|
|
SDOperand Result;
|
|
|
|
SDNode *Node = Op.Val;
|
|
|
|
|
2005-09-03 04:32:45 +08:00
|
|
|
std::map<SDOperand, SDOperand>::iterator I = PromotedNodes.find(Op);
|
|
|
|
if (I != PromotedNodes.end()) return I->second;
|
2005-05-13 00:53:42 +08:00
|
|
|
|
2005-01-15 13:21:40 +08:00
|
|
|
switch (Node->getOpcode()) {
|
2005-08-17 05:55:35 +08:00
|
|
|
case ISD::CopyFromReg:
|
|
|
|
assert(0 && "CopyFromReg must be legal!");
|
2005-01-15 13:21:40 +08:00
|
|
|
default:
|
|
|
|
std::cerr << "NODE: "; Node->dump(); std::cerr << "\n";
|
|
|
|
assert(0 && "Do not know how to promote this operator!");
|
|
|
|
abort();
|
2005-04-02 06:34:39 +08:00
|
|
|
case ISD::UNDEF:
|
|
|
|
Result = DAG.getNode(ISD::UNDEF, NVT);
|
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::Constant:
|
2005-08-31 00:56:19 +08:00
|
|
|
if (VT != MVT::i1)
|
|
|
|
Result = DAG.getNode(ISD::SIGN_EXTEND, NVT, Op);
|
|
|
|
else
|
|
|
|
Result = DAG.getNode(ISD::ZERO_EXTEND, NVT, Op);
|
2005-01-15 13:21:40 +08:00
|
|
|
assert(isa<ConstantSDNode>(Result) && "Didn't constant fold zext?");
|
|
|
|
break;
|
|
|
|
case ISD::ConstantFP:
|
|
|
|
Result = DAG.getNode(ISD::FP_EXTEND, NVT, Op);
|
|
|
|
assert(isa<ConstantFPSDNode>(Result) && "Didn't constant fold fp_extend?");
|
|
|
|
break;
|
2005-01-19 01:54:55 +08:00
|
|
|
|
2005-01-18 10:59:52 +08:00
|
|
|
case ISD::SETCC:
|
2005-08-25 00:35:28 +08:00
|
|
|
assert(isTypeLegal(TLI.getSetCCResultTy()) && "SetCC type is not legal??");
|
2005-08-10 04:20:18 +08:00
|
|
|
Result = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(),Node->getOperand(0),
|
|
|
|
Node->getOperand(1), Node->getOperand(2));
|
2005-01-18 10:59:52 +08:00
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
|
|
|
|
case ISD::TRUNCATE:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
|
|
|
Result = LegalizeOp(Node->getOperand(0));
|
|
|
|
assert(Result.getValueType() >= NVT &&
|
|
|
|
"This truncation doesn't make sense!");
|
|
|
|
if (Result.getValueType() > NVT) // Truncate to NVT instead of VT
|
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, NVT, Result);
|
|
|
|
break;
|
2005-01-29 06:52:50 +08:00
|
|
|
case Promote:
|
|
|
|
// The truncation is not required, because we don't guarantee anything
|
|
|
|
// about high bits anyway.
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case Expand:
|
2005-04-04 08:57:08 +08:00
|
|
|
ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
|
|
|
|
// Truncate the low part of the expanded value to the result type
|
2005-08-02 02:16:37 +08:00
|
|
|
Result = DAG.getNode(ISD::TRUNCATE, NVT, Tmp1);
|
2005-01-15 13:21:40 +08:00
|
|
|
}
|
|
|
|
break;
|
2005-01-16 06:16:26 +08:00
|
|
|
case ISD::SIGN_EXTEND:
|
|
|
|
case ISD::ZERO_EXTEND:
|
2005-09-02 08:18:10 +08:00
|
|
|
case ISD::ANY_EXTEND:
|
2005-01-16 06:16:26 +08:00
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Expand: assert(0 && "BUG: Smaller reg should have been promoted!");
|
|
|
|
case Legal:
|
|
|
|
// Input is legal? Just do extend all the way to the larger type.
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Node->getOperand(0));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
// Promote the reg if it's smaller.
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
// The high bits are not guaranteed to be anything. Insert an extend.
|
|
|
|
if (Node->getOpcode() == ISD::SIGN_EXTEND)
|
2005-02-05 02:39:19 +08:00
|
|
|
Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Result,
|
2005-07-10 08:07:11 +08:00
|
|
|
DAG.getValueType(Node->getOperand(0).getValueType()));
|
2005-09-02 08:18:10 +08:00
|
|
|
else if (Node->getOpcode() == ISD::ZERO_EXTEND)
|
2005-04-13 10:38:47 +08:00
|
|
|
Result = DAG.getZeroExtendInReg(Result,
|
|
|
|
Node->getOperand(0).getValueType());
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2005-12-23 08:16:34 +08:00
|
|
|
case ISD::BIT_CONVERT:
|
|
|
|
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
|
|
|
|
Result = PromoteOp(Result);
|
|
|
|
break;
|
|
|
|
|
2005-01-16 06:16:26 +08:00
|
|
|
case ISD::FP_EXTEND:
|
|
|
|
assert(0 && "Case not implemented. Dynamically dead with 2 FP types!");
|
|
|
|
case ISD::FP_ROUND:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Expand: assert(0 && "BUG: Cannot expand FP regs!");
|
|
|
|
case Promote: assert(0 && "Unreachable with 2 FP types!");
|
|
|
|
case Legal:
|
|
|
|
// Input is legal? Do an FP_ROUND_INREG.
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Node->getOperand(0),
|
2005-07-10 08:07:11 +08:00
|
|
|
DAG.getValueType(VT));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::SINT_TO_FP:
|
|
|
|
case ISD::UINT_TO_FP:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
2005-01-21 14:05:23 +08:00
|
|
|
// No extra round required here.
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Node->getOperand(0));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
|
|
|
|
case Promote:
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
if (Node->getOpcode() == ISD::SINT_TO_FP)
|
|
|
|
Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
|
2005-07-10 08:07:11 +08:00
|
|
|
Result,
|
|
|
|
DAG.getValueType(Node->getOperand(0).getValueType()));
|
2005-01-16 06:16:26 +08:00
|
|
|
else
|
2005-04-13 10:38:47 +08:00
|
|
|
Result = DAG.getZeroExtendInReg(Result,
|
|
|
|
Node->getOperand(0).getValueType());
|
2005-01-21 14:05:23 +08:00
|
|
|
// No extra round required here.
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Result);
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
case Expand:
|
2005-01-21 14:05:23 +08:00
|
|
|
Result = ExpandIntToFP(Node->getOpcode() == ISD::SINT_TO_FP, NVT,
|
|
|
|
Node->getOperand(0));
|
|
|
|
// Round if we cannot tolerate excess precision.
|
|
|
|
if (NoExcessFPPrecision)
|
2005-07-10 08:07:11 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
|
|
|
|
DAG.getValueType(VT));
|
2005-01-21 14:05:23 +08:00
|
|
|
break;
|
2005-01-16 06:16:26 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2005-12-10 01:32:47 +08:00
|
|
|
case ISD::SIGN_EXTEND_INREG:
|
|
|
|
Result = PromoteOp(Node->getOperand(0));
|
|
|
|
Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Result,
|
|
|
|
Node->getOperand(1));
|
|
|
|
break;
|
2005-01-16 06:16:26 +08:00
|
|
|
case ISD::FP_TO_SINT:
|
|
|
|
case ISD::FP_TO_UINT:
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Legal:
|
2006-01-28 15:39:30 +08:00
|
|
|
Tmp1 = Node->getOperand(0);
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
// The input result is prerounded, so we don't have to do anything
|
|
|
|
// special.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
assert(0 && "not implemented");
|
|
|
|
}
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
// If we're promoting a UINT to a larger size, check to see if the new node
|
|
|
|
// will be legal. If it isn't, check to see if FP_TO_SINT is legal, since
|
|
|
|
// we can use that instead. This allows us to generate better code for
|
|
|
|
// FP_TO_UINT for small destination sizes on targets where FP_TO_UINT is not
|
|
|
|
// legal, such as PowerPC.
|
|
|
|
if (Node->getOpcode() == ISD::FP_TO_UINT &&
|
2005-08-25 00:35:28 +08:00
|
|
|
!TLI.isOperationLegal(ISD::FP_TO_UINT, NVT) &&
|
2005-10-26 07:47:25 +08:00
|
|
|
(TLI.isOperationLegal(ISD::FP_TO_SINT, NVT) ||
|
|
|
|
TLI.getOperationAction(ISD::FP_TO_SINT, NVT)==TargetLowering::Custom)){
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_TO_SINT, NVT, Tmp1);
|
|
|
|
} else {
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
|
|
|
|
}
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
|
2005-04-02 13:00:07 +08:00
|
|
|
case ISD::FABS:
|
|
|
|
case ISD::FNEG:
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
assert(Tmp1.getValueType() == NVT);
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
|
|
|
|
// NOTE: we do not have to do any extra rounding here for
|
|
|
|
// NoExcessFPPrecision, because we know the input will have the appropriate
|
|
|
|
// precision, and these operations don't modify precision at all.
|
|
|
|
break;
|
|
|
|
|
2005-04-29 05:44:33 +08:00
|
|
|
case ISD::FSQRT:
|
|
|
|
case ISD::FSIN:
|
|
|
|
case ISD::FCOS:
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
assert(Tmp1.getValueType() == NVT);
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
if (NoExcessFPPrecision)
|
2005-07-10 08:07:11 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
|
|
|
|
DAG.getValueType(VT));
|
2005-04-29 05:44:33 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::AND:
|
|
|
|
case ISD::OR:
|
|
|
|
case ISD::XOR:
|
2005-01-15 14:18:18 +08:00
|
|
|
case ISD::ADD:
|
2005-01-16 06:16:26 +08:00
|
|
|
case ISD::SUB:
|
2005-01-15 14:18:18 +08:00
|
|
|
case ISD::MUL:
|
|
|
|
// The input may have strange things in the top bits of the registers, but
|
2005-09-29 06:28:18 +08:00
|
|
|
// these operations don't care. They may have weird bits going out, but
|
2005-01-15 14:18:18 +08:00
|
|
|
// that too is okay if they are integer operations.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
|
|
|
assert(Tmp1.getValueType() == NVT && Tmp2.getValueType() == NVT);
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
2005-09-29 06:28:18 +08:00
|
|
|
break;
|
|
|
|
case ISD::FADD:
|
|
|
|
case ISD::FSUB:
|
|
|
|
case ISD::FMUL:
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
|
|
|
assert(Tmp1.getValueType() == NVT && Tmp2.getValueType() == NVT);
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
|
|
|
|
|
|
|
// Floating point operations will give excess precision that we may not be
|
|
|
|
// able to tolerate. If we DO allow excess precision, just leave it,
|
|
|
|
// otherwise excise it.
|
2005-01-16 06:16:26 +08:00
|
|
|
// FIXME: Why would we need to round FP ops more than integer ones?
|
|
|
|
// Is Round(Add(Add(A,B),C)) != Round(Add(Round(Add(A,B)), C))
|
2005-09-29 06:28:18 +08:00
|
|
|
if (NoExcessFPPrecision)
|
2005-07-10 08:07:11 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
|
|
|
|
DAG.getValueType(VT));
|
2005-01-15 14:18:18 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-16 06:16:26 +08:00
|
|
|
case ISD::SDIV:
|
|
|
|
case ISD::SREM:
|
|
|
|
// These operators require that their input be sign extended.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
|
|
|
if (MVT::isInteger(NVT)) {
|
2005-07-10 08:07:11 +08:00
|
|
|
Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
|
|
|
|
DAG.getValueType(VT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp2,
|
|
|
|
DAG.getValueType(VT));
|
2005-01-16 06:16:26 +08:00
|
|
|
}
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
|
|
|
|
|
|
|
// Perform FP_ROUND: this is probably overly pessimistic.
|
|
|
|
if (MVT::isFloatingPoint(NVT) && NoExcessFPPrecision)
|
2005-07-10 08:07:11 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
|
|
|
|
DAG.getValueType(VT));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
2005-09-29 06:28:18 +08:00
|
|
|
case ISD::FDIV:
|
|
|
|
case ISD::FREM:
|
2006-03-05 13:09:38 +08:00
|
|
|
case ISD::FCOPYSIGN:
|
2005-09-29 06:28:18 +08:00
|
|
|
// These operators require that their input be fp extended.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
|
|
|
|
|
|
|
// Perform FP_ROUND: this is probably overly pessimistic.
|
2006-03-05 13:09:38 +08:00
|
|
|
if (NoExcessFPPrecision && Node->getOpcode() != ISD::FCOPYSIGN)
|
2005-09-29 06:28:18 +08:00
|
|
|
Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
|
|
|
|
DAG.getValueType(VT));
|
|
|
|
break;
|
2005-01-16 06:16:26 +08:00
|
|
|
|
|
|
|
case ISD::UDIV:
|
|
|
|
case ISD::UREM:
|
|
|
|
// These operators require that their input be zero extended.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1));
|
|
|
|
assert(MVT::isInteger(NVT) && "Operators don't apply to FP!");
|
2005-04-13 10:38:47 +08:00
|
|
|
Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
|
|
|
|
Tmp2 = DAG.getZeroExtendInReg(Tmp2, VT);
|
2005-01-16 06:16:26 +08:00
|
|
|
Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case ISD::SHL:
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::SHL, NVT, Tmp1, Node->getOperand(1));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
case ISD::SRA:
|
|
|
|
// The input value must be properly sign extended.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
2005-07-10 08:07:11 +08:00
|
|
|
Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
|
|
|
|
DAG.getValueType(VT));
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::SRA, NVT, Tmp1, Node->getOperand(1));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
|
|
|
case ISD::SRL:
|
|
|
|
// The input value must be properly zero extended.
|
|
|
|
Tmp1 = PromoteOp(Node->getOperand(0));
|
2005-04-13 10:38:47 +08:00
|
|
|
Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::SRL, NVT, Tmp1, Node->getOperand(1));
|
2005-01-16 06:16:26 +08:00
|
|
|
break;
|
2006-01-28 11:14:31 +08:00
|
|
|
|
|
|
|
case ISD::VAARG:
|
2006-01-28 15:39:30 +08:00
|
|
|
Tmp1 = Node->getOperand(0); // Get the chain.
|
|
|
|
Tmp2 = Node->getOperand(1); // Get the pointer.
|
2006-01-28 11:14:31 +08:00
|
|
|
if (TLI.getOperationAction(ISD::VAARG, VT) == TargetLowering::Custom) {
|
|
|
|
Tmp3 = DAG.getVAArg(VT, Tmp1, Tmp2, Node->getOperand(2));
|
|
|
|
Result = TLI.CustomPromoteOperation(Tmp3, DAG);
|
|
|
|
} else {
|
|
|
|
SDOperand VAList = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp2,
|
|
|
|
Node->getOperand(2));
|
|
|
|
// Increment the pointer, VAList, to the next vaarg
|
|
|
|
Tmp3 = DAG.getNode(ISD::ADD, TLI.getPointerTy(), VAList,
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(VT)/8,
|
|
|
|
TLI.getPointerTy()));
|
|
|
|
// Store the incremented VAList to the legalized pointer
|
|
|
|
Tmp3 = DAG.getNode(ISD::STORE, MVT::Other, VAList.getValue(1), Tmp3, Tmp2,
|
|
|
|
Node->getOperand(2));
|
|
|
|
// Load the actual argument out of the pointer VAList
|
|
|
|
Result = DAG.getExtLoad(ISD::EXTLOAD, NVT, Tmp3, VAList,
|
|
|
|
DAG.getSrcValue(0), VT);
|
|
|
|
}
|
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 15:39:30 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
|
2006-01-28 11:14:31 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::LOAD:
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getExtLoad(ISD::EXTLOAD, NVT, Node->getOperand(0),
|
|
|
|
Node->getOperand(1), Node->getOperand(2), VT);
|
2005-01-15 13:21:40 +08:00
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 15:39:30 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
|
2005-01-15 13:21:40 +08:00
|
|
|
break;
|
2005-10-14 04:07:41 +08:00
|
|
|
case ISD::SEXTLOAD:
|
|
|
|
case ISD::ZEXTLOAD:
|
|
|
|
case ISD::EXTLOAD:
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getExtLoad(Node->getOpcode(), NVT, Node->getOperand(0),
|
|
|
|
Node->getOperand(1), Node->getOperand(2),
|
2005-10-16 04:24:07 +08:00
|
|
|
cast<VTSDNode>(Node->getOperand(3))->getVT());
|
2005-10-14 04:07:41 +08:00
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 15:39:30 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
|
2005-10-14 04:07:41 +08:00
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
case ISD::SELECT:
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(1)); // Legalize the op0
|
|
|
|
Tmp3 = PromoteOp(Node->getOperand(2)); // Legalize the op1
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), Tmp2, Tmp3);
|
2005-01-15 13:21:40 +08:00
|
|
|
break;
|
2005-08-11 04:51:12 +08:00
|
|
|
case ISD::SELECT_CC:
|
|
|
|
Tmp2 = PromoteOp(Node->getOperand(2)); // True
|
|
|
|
Tmp3 = PromoteOp(Node->getOperand(3)); // False
|
|
|
|
Result = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
|
2006-01-28 15:39:30 +08:00
|
|
|
Node->getOperand(1), Tmp2, Tmp3, Node->getOperand(4));
|
2005-08-11 04:51:12 +08:00
|
|
|
break;
|
2006-01-14 11:14:10 +08:00
|
|
|
case ISD::BSWAP:
|
|
|
|
Tmp1 = Node->getOperand(0);
|
|
|
|
Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
|
|
|
|
Tmp1 = DAG.getNode(ISD::BSWAP, NVT, Tmp1);
|
|
|
|
Result = DAG.getNode(ISD::SRL, NVT, Tmp1,
|
|
|
|
DAG.getConstant(getSizeInBits(NVT) - getSizeInBits(VT),
|
|
|
|
TLI.getShiftAmountTy()));
|
|
|
|
break;
|
2005-05-05 03:11:05 +08:00
|
|
|
case ISD::CTPOP:
|
|
|
|
case ISD::CTTZ:
|
|
|
|
case ISD::CTLZ:
|
2006-01-28 15:39:30 +08:00
|
|
|
// Zero extend the argument
|
|
|
|
Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Node->getOperand(0));
|
2005-05-05 03:11:05 +08:00
|
|
|
// Perform the larger operation, then subtract if needed.
|
|
|
|
Tmp1 = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
|
2006-01-28 15:39:30 +08:00
|
|
|
switch(Node->getOpcode()) {
|
2005-05-05 03:11:05 +08:00
|
|
|
case ISD::CTPOP:
|
|
|
|
Result = Tmp1;
|
|
|
|
break;
|
|
|
|
case ISD::CTTZ:
|
2006-01-28 15:39:30 +08:00
|
|
|
// if Tmp1 == sizeinbits(NVT) then Tmp1 = sizeinbits(Old VT)
|
Teach the legalizer how to legalize FP_TO_UINT.
Teach the legalizer to promote FP_TO_UINT to FP_TO_SINT if the wider
FP_TO_UINT is also illegal. This allows us on PPC to codegen
unsigned short foo(float a) { return a; }
as:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
rlwinm r3, r2, 0, 16, 31
blr
instead of:
_foo:
.LBB_foo_0: ; entry
fctiwz f0, f1
stfd f0, -8(r1)
lwz r2, -4(r1)
lis r3, ha16(.CPI_foo_0)
lfs f0, lo16(.CPI_foo_0)(r3)
fcmpu cr0, f1, f0
blt .LBB_foo_2 ; entry
.LBB_foo_1: ; entry
fsubs f0, f1, f0
fctiwz f0, f0
stfd f0, -16(r1)
lwz r2, -12(r1)
xoris r2, r2, 32768
.LBB_foo_2: ; entry
rlwinm r3, r2, 0, 16, 31
blr
llvm-svn: 22785
2005-08-14 09:20:53 +08:00
|
|
|
Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1,
|
2005-08-10 04:20:18 +08:00
|
|
|
DAG.getConstant(getSizeInBits(NVT), NVT), ISD::SETEQ);
|
2005-07-27 14:12:32 +08:00
|
|
|
Result = DAG.getNode(ISD::SELECT, NVT, Tmp2,
|
2006-01-28 15:39:30 +08:00
|
|
|
DAG.getConstant(getSizeInBits(VT), NVT), Tmp1);
|
2005-05-05 03:11:05 +08:00
|
|
|
break;
|
|
|
|
case ISD::CTLZ:
|
|
|
|
//Tmp1 = Tmp1 - (sizeinbits(NVT) - sizeinbits(Old VT))
|
2005-07-27 14:12:32 +08:00
|
|
|
Result = DAG.getNode(ISD::SUB, NVT, Tmp1,
|
|
|
|
DAG.getConstant(getSizeInBits(NVT) -
|
2005-05-05 03:11:05 +08:00
|
|
|
getSizeInBits(VT), NVT));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2006-04-01 01:55:51 +08:00
|
|
|
case ISD::VEXTRACT_VECTOR_ELT:
|
|
|
|
Result = PromoteOp(LowerVEXTRACT_VECTOR_ELT(Op));
|
|
|
|
break;
|
2006-04-02 13:06:04 +08:00
|
|
|
case ISD::EXTRACT_VECTOR_ELT:
|
|
|
|
Result = PromoteOp(ExpandEXTRACT_VECTOR_ELT(Op));
|
|
|
|
break;
|
2005-01-15 13:21:40 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
assert(Result.Val && "Didn't set a result!");
|
2006-01-28 15:39:30 +08:00
|
|
|
|
|
|
|
// Make sure the result is itself legal.
|
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
|
|
|
|
// Remember that we promoted this!
|
2005-01-15 13:21:40 +08:00
|
|
|
AddPromotedOperand(Op, Result);
|
|
|
|
return Result;
|
|
|
|
}
|
2005-01-07 15:47:09 +08:00
|
|
|
|
2006-04-01 01:55:51 +08:00
|
|
|
/// LowerVEXTRACT_VECTOR_ELT - Lower a VEXTRACT_VECTOR_ELT operation into a
|
|
|
|
/// EXTRACT_VECTOR_ELT operation, to memory operations, or to scalar code based
|
|
|
|
/// on the vector type. The return type of this matches the element type of the
|
|
|
|
/// vector, which may not be legal for the target.
|
|
|
|
SDOperand SelectionDAGLegalize::LowerVEXTRACT_VECTOR_ELT(SDOperand Op) {
|
|
|
|
// We know that operand #0 is the Vec vector. If the index is a constant
|
|
|
|
// or if the invec is a supported hardware type, we can use it. Otherwise,
|
|
|
|
// lower to a store then an indexed load.
|
|
|
|
SDOperand Vec = Op.getOperand(0);
|
|
|
|
SDOperand Idx = LegalizeOp(Op.getOperand(1));
|
|
|
|
|
|
|
|
SDNode *InVal = Vec.Val;
|
|
|
|
unsigned NumElems = cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// Figure out if there is a Packed type corresponding to this Vector
|
|
|
|
// type. If so, convert to the packed type.
|
|
|
|
MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
|
|
|
|
if (TVT != MVT::Other && TLI.isTypeLegal(TVT)) {
|
|
|
|
// Turn this into a packed extract_vector_elt operation.
|
|
|
|
Vec = PackVectorOp(Vec, TVT);
|
|
|
|
return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, Op.getValueType(), Vec, Idx);
|
|
|
|
} else if (NumElems == 1) {
|
|
|
|
// This must be an access of the only element. Return it.
|
|
|
|
return PackVectorOp(Vec, EVT);
|
|
|
|
} else if (ConstantSDNode *CIdx = dyn_cast<ConstantSDNode>(Idx)) {
|
|
|
|
SDOperand Lo, Hi;
|
|
|
|
SplitVectorOp(Vec, Lo, Hi);
|
|
|
|
if (CIdx->getValue() < NumElems/2) {
|
|
|
|
Vec = Lo;
|
|
|
|
} else {
|
|
|
|
Vec = Hi;
|
|
|
|
Idx = DAG.getConstant(CIdx->getValue() - NumElems/2, Idx.getValueType());
|
|
|
|
}
|
|
|
|
|
|
|
|
// It's now an extract from the appropriate high or low part. Recurse.
|
|
|
|
Op = DAG.UpdateNodeOperands(Op, Vec, Idx);
|
|
|
|
return LowerVEXTRACT_VECTOR_ELT(Op);
|
|
|
|
} else {
|
|
|
|
// Variable index case for extract element.
|
|
|
|
// FIXME: IMPLEMENT STORE/LOAD lowering. Need alignment of stack slot!!
|
|
|
|
assert(0 && "unimp!");
|
|
|
|
return SDOperand();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-04-02 13:06:04 +08:00
|
|
|
/// ExpandEXTRACT_VECTOR_ELT - Expand an EXTRACT_VECTOR_ELT operation into
|
|
|
|
/// memory traffic.
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandEXTRACT_VECTOR_ELT(SDOperand Op) {
|
|
|
|
SDOperand Vector = Op.getOperand(0);
|
|
|
|
SDOperand Idx = Op.getOperand(1);
|
|
|
|
|
|
|
|
// If the target doesn't support this, store the value to a temporary
|
|
|
|
// stack slot, then LOAD the scalar element back out.
|
|
|
|
SDOperand StackPtr = CreateStackTemporary(Vector.getValueType());
|
|
|
|
SDOperand Ch = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Vector, StackPtr, DAG.getSrcValue(NULL));
|
|
|
|
|
|
|
|
// Add the offset to the index.
|
|
|
|
unsigned EltSize = MVT::getSizeInBits(Op.getValueType())/8;
|
|
|
|
Idx = DAG.getNode(ISD::MUL, Idx.getValueType(), Idx,
|
|
|
|
DAG.getConstant(EltSize, Idx.getValueType()));
|
|
|
|
StackPtr = DAG.getNode(ISD::ADD, Idx.getValueType(), Idx, StackPtr);
|
|
|
|
|
|
|
|
return DAG.getLoad(Op.getValueType(), Ch, StackPtr, DAG.getSrcValue(NULL));
|
|
|
|
}
|
|
|
|
|
2006-04-01 01:55:51 +08:00
|
|
|
|
2006-02-01 15:19:44 +08:00
|
|
|
/// LegalizeSetCCOperands - Attempts to create a legal LHS and RHS for a SETCC
|
|
|
|
/// with condition CC on the current target. This usually involves legalizing
|
|
|
|
/// or promoting the arguments. In the case where LHS and RHS must be expanded,
|
|
|
|
/// there may be no choice but to create a new SetCC node to represent the
|
|
|
|
/// legalized value of setcc lhs, rhs. In this case, the value is returned in
|
|
|
|
/// LHS, and the SDOperand returned in RHS has a nil SDNode value.
|
|
|
|
void SelectionDAGLegalize::LegalizeSetCCOperands(SDOperand &LHS,
|
|
|
|
SDOperand &RHS,
|
|
|
|
SDOperand &CC) {
|
|
|
|
SDOperand Tmp1, Tmp2, Result;
|
|
|
|
|
|
|
|
switch (getTypeAction(LHS.getValueType())) {
|
|
|
|
case Legal:
|
|
|
|
Tmp1 = LegalizeOp(LHS); // LHS
|
|
|
|
Tmp2 = LegalizeOp(RHS); // RHS
|
|
|
|
break;
|
|
|
|
case Promote:
|
|
|
|
Tmp1 = PromoteOp(LHS); // LHS
|
|
|
|
Tmp2 = PromoteOp(RHS); // RHS
|
|
|
|
|
|
|
|
// If this is an FP compare, the operands have already been extended.
|
|
|
|
if (MVT::isInteger(LHS.getValueType())) {
|
|
|
|
MVT::ValueType VT = LHS.getValueType();
|
|
|
|
MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
|
|
|
|
|
|
|
|
// Otherwise, we have to insert explicit sign or zero extends. Note
|
|
|
|
// that we could insert sign extends for ALL conditions, but zero extend
|
|
|
|
// is cheaper on many machines (an AND instead of two shifts), so prefer
|
|
|
|
// it.
|
|
|
|
switch (cast<CondCodeSDNode>(CC)->get()) {
|
|
|
|
default: assert(0 && "Unknown integer comparison!");
|
|
|
|
case ISD::SETEQ:
|
|
|
|
case ISD::SETNE:
|
|
|
|
case ISD::SETUGE:
|
|
|
|
case ISD::SETUGT:
|
|
|
|
case ISD::SETULE:
|
|
|
|
case ISD::SETULT:
|
|
|
|
// ALL of these operations will work if we either sign or zero extend
|
|
|
|
// the operands (including the unsigned comparisons!). Zero extend is
|
|
|
|
// usually a simpler/cheaper operation, so prefer it.
|
|
|
|
Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
|
|
|
|
Tmp2 = DAG.getZeroExtendInReg(Tmp2, VT);
|
|
|
|
break;
|
|
|
|
case ISD::SETGE:
|
|
|
|
case ISD::SETGT:
|
|
|
|
case ISD::SETLT:
|
|
|
|
case ISD::SETLE:
|
|
|
|
Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
|
|
|
|
DAG.getValueType(VT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp2,
|
|
|
|
DAG.getValueType(VT));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case Expand:
|
|
|
|
SDOperand LHSLo, LHSHi, RHSLo, RHSHi;
|
|
|
|
ExpandOp(LHS, LHSLo, LHSHi);
|
|
|
|
ExpandOp(RHS, RHSLo, RHSHi);
|
|
|
|
switch (cast<CondCodeSDNode>(CC)->get()) {
|
|
|
|
case ISD::SETEQ:
|
|
|
|
case ISD::SETNE:
|
|
|
|
if (RHSLo == RHSHi)
|
|
|
|
if (ConstantSDNode *RHSCST = dyn_cast<ConstantSDNode>(RHSLo))
|
|
|
|
if (RHSCST->isAllOnesValue()) {
|
|
|
|
// Comparison to -1.
|
|
|
|
Tmp1 = DAG.getNode(ISD::AND, LHSLo.getValueType(), LHSLo, LHSHi);
|
|
|
|
Tmp2 = RHSLo;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
Tmp1 = DAG.getNode(ISD::XOR, LHSLo.getValueType(), LHSLo, RHSLo);
|
|
|
|
Tmp2 = DAG.getNode(ISD::XOR, LHSLo.getValueType(), LHSHi, RHSHi);
|
|
|
|
Tmp1 = DAG.getNode(ISD::OR, Tmp1.getValueType(), Tmp1, Tmp2);
|
|
|
|
Tmp2 = DAG.getConstant(0, Tmp1.getValueType());
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
// If this is a comparison of the sign bit, just look at the top part.
|
|
|
|
// X > -1, x < 0
|
|
|
|
if (ConstantSDNode *CST = dyn_cast<ConstantSDNode>(RHS))
|
|
|
|
if ((cast<CondCodeSDNode>(CC)->get() == ISD::SETLT &&
|
|
|
|
CST->getValue() == 0) || // X < 0
|
|
|
|
(cast<CondCodeSDNode>(CC)->get() == ISD::SETGT &&
|
|
|
|
CST->isAllOnesValue())) { // X > -1
|
|
|
|
Tmp1 = LHSHi;
|
|
|
|
Tmp2 = RHSHi;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// FIXME: This generated code sucks.
|
|
|
|
ISD::CondCode LowCC;
|
|
|
|
switch (cast<CondCodeSDNode>(CC)->get()) {
|
|
|
|
default: assert(0 && "Unknown integer setcc!");
|
|
|
|
case ISD::SETLT:
|
|
|
|
case ISD::SETULT: LowCC = ISD::SETULT; break;
|
|
|
|
case ISD::SETGT:
|
|
|
|
case ISD::SETUGT: LowCC = ISD::SETUGT; break;
|
|
|
|
case ISD::SETLE:
|
|
|
|
case ISD::SETULE: LowCC = ISD::SETULE; break;
|
|
|
|
case ISD::SETGE:
|
|
|
|
case ISD::SETUGE: LowCC = ISD::SETUGE; break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Tmp1 = lo(op1) < lo(op2) // Always unsigned comparison
|
|
|
|
// Tmp2 = hi(op1) < hi(op2) // Signedness depends on operands
|
|
|
|
// dest = hi(op1) == hi(op2) ? Tmp1 : Tmp2;
|
|
|
|
|
|
|
|
// NOTE: on targets without efficient SELECT of bools, we can always use
|
|
|
|
// this identity: (B1 ? B2 : B3) --> (B1 & B2)|(!B1&B3)
|
|
|
|
Tmp1 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSLo, RHSLo, LowCC);
|
|
|
|
Tmp2 = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(), LHSHi, RHSHi, CC);
|
|
|
|
Result = DAG.getSetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi, ISD::SETEQ);
|
|
|
|
Result = LegalizeOp(DAG.getNode(ISD::SELECT, Tmp1.getValueType(),
|
|
|
|
Result, Tmp1, Tmp2));
|
|
|
|
Tmp1 = Result;
|
2006-02-02 03:05:15 +08:00
|
|
|
Tmp2 = SDOperand();
|
2006-02-01 15:19:44 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
LHS = Tmp1;
|
|
|
|
RHS = Tmp2;
|
|
|
|
}
|
|
|
|
|
2005-12-23 08:16:34 +08:00
|
|
|
/// ExpandBIT_CONVERT - Expand a BIT_CONVERT node into a store/load combination.
|
2005-12-23 08:52:30 +08:00
|
|
|
/// The resultant code need not be legal. Note that SrcOp is the input operand
|
|
|
|
/// to the BIT_CONVERT, not the BIT_CONVERT node itself.
|
2005-12-23 08:16:34 +08:00
|
|
|
SDOperand SelectionDAGLegalize::ExpandBIT_CONVERT(MVT::ValueType DestVT,
|
|
|
|
SDOperand SrcOp) {
|
|
|
|
// Create the stack frame object.
|
2006-03-19 14:31:19 +08:00
|
|
|
SDOperand FIPtr = CreateStackTemporary(DestVT);
|
2005-12-23 08:16:34 +08:00
|
|
|
|
|
|
|
// Emit a store to the stack slot.
|
|
|
|
SDOperand Store = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
2005-12-23 08:50:25 +08:00
|
|
|
SrcOp, FIPtr, DAG.getSrcValue(NULL));
|
2005-12-23 08:16:34 +08:00
|
|
|
// Result is a load from the stack slot.
|
|
|
|
return DAG.getLoad(DestVT, Store, FIPtr, DAG.getSrcValue(0));
|
|
|
|
}
|
|
|
|
|
2006-04-05 01:23:26 +08:00
|
|
|
SDOperand SelectionDAGLegalize::ExpandSCALAR_TO_VECTOR(SDNode *Node) {
|
|
|
|
// Create a vector sized/aligned stack slot, store the value to element #0,
|
|
|
|
// then load the whole vector back out.
|
|
|
|
SDOperand StackPtr = CreateStackTemporary(Node->getValueType(0));
|
|
|
|
SDOperand Ch = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Node->getOperand(0), StackPtr,
|
|
|
|
DAG.getSrcValue(NULL));
|
|
|
|
return DAG.getLoad(Node->getValueType(0), Ch, StackPtr,DAG.getSrcValue(NULL));
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2006-03-19 14:31:19 +08:00
|
|
|
/// ExpandBUILD_VECTOR - Expand a BUILD_VECTOR node on targets that don't
|
|
|
|
/// support the operation, but do support the resultant packed vector type.
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandBUILD_VECTOR(SDNode *Node) {
|
|
|
|
|
|
|
|
// If the only non-undef value is the low element, turn this into a
|
2006-03-20 09:52:29 +08:00
|
|
|
// SCALAR_TO_VECTOR node. If this is { X, X, X, X }, determine X.
|
2006-03-24 09:17:21 +08:00
|
|
|
unsigned NumElems = Node->getNumOperands();
|
2006-03-19 14:31:19 +08:00
|
|
|
bool isOnlyLowElement = true;
|
2006-03-20 09:52:29 +08:00
|
|
|
SDOperand SplatValue = Node->getOperand(0);
|
2006-03-24 09:17:21 +08:00
|
|
|
std::map<SDOperand, std::vector<unsigned> > Values;
|
|
|
|
Values[SplatValue].push_back(0);
|
2006-03-24 15:29:17 +08:00
|
|
|
bool isConstant = true;
|
|
|
|
if (!isa<ConstantFPSDNode>(SplatValue) && !isa<ConstantSDNode>(SplatValue) &&
|
|
|
|
SplatValue.getOpcode() != ISD::UNDEF)
|
|
|
|
isConstant = false;
|
|
|
|
|
2006-03-24 09:17:21 +08:00
|
|
|
for (unsigned i = 1; i < NumElems; ++i) {
|
|
|
|
SDOperand V = Node->getOperand(i);
|
|
|
|
std::map<SDOperand, std::vector<unsigned> >::iterator I = Values.find(V);
|
|
|
|
if (I != Values.end())
|
|
|
|
I->second.push_back(i);
|
|
|
|
else
|
|
|
|
Values[V].push_back(i);
|
|
|
|
if (V.getOpcode() != ISD::UNDEF)
|
2006-03-19 14:31:19 +08:00
|
|
|
isOnlyLowElement = false;
|
2006-03-24 09:17:21 +08:00
|
|
|
if (SplatValue != V)
|
2006-03-20 09:52:29 +08:00
|
|
|
SplatValue = SDOperand(0,0);
|
2006-03-24 15:29:17 +08:00
|
|
|
|
|
|
|
// If this isn't a constant element or an undef, we can't use a constant
|
|
|
|
// pool load.
|
|
|
|
if (!isa<ConstantFPSDNode>(V) && !isa<ConstantSDNode>(V) &&
|
|
|
|
V.getOpcode() != ISD::UNDEF)
|
|
|
|
isConstant = false;
|
2006-03-19 14:31:19 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (isOnlyLowElement) {
|
|
|
|
// If the low element is an undef too, then this whole things is an undef.
|
|
|
|
if (Node->getOperand(0).getOpcode() == ISD::UNDEF)
|
|
|
|
return DAG.getNode(ISD::UNDEF, Node->getValueType(0));
|
|
|
|
// Otherwise, turn this into a scalar_to_vector node.
|
|
|
|
return DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0),
|
|
|
|
Node->getOperand(0));
|
|
|
|
}
|
|
|
|
|
2006-03-24 15:29:17 +08:00
|
|
|
// If all elements are constants, create a load from the constant pool.
|
2006-03-19 14:31:19 +08:00
|
|
|
if (isConstant) {
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
const Type *OpNTy =
|
|
|
|
MVT::getTypeForValueType(Node->getOperand(0).getValueType());
|
|
|
|
std::vector<Constant*> CV;
|
2006-03-24 09:17:21 +08:00
|
|
|
for (unsigned i = 0, e = NumElems; i != e; ++i) {
|
2006-03-19 14:31:19 +08:00
|
|
|
if (ConstantFPSDNode *V =
|
|
|
|
dyn_cast<ConstantFPSDNode>(Node->getOperand(i))) {
|
|
|
|
CV.push_back(ConstantFP::get(OpNTy, V->getValue()));
|
|
|
|
} else if (ConstantSDNode *V =
|
|
|
|
dyn_cast<ConstantSDNode>(Node->getOperand(i))) {
|
|
|
|
CV.push_back(ConstantUInt::get(OpNTy, V->getValue()));
|
|
|
|
} else {
|
|
|
|
assert(Node->getOperand(i).getOpcode() == ISD::UNDEF);
|
|
|
|
CV.push_back(UndefValue::get(OpNTy));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
Constant *CP = ConstantPacked::get(CV);
|
|
|
|
SDOperand CPIdx = DAG.getConstantPool(CP, TLI.getPointerTy());
|
|
|
|
return DAG.getLoad(VT, DAG.getEntryNode(), CPIdx,
|
|
|
|
DAG.getSrcValue(NULL));
|
|
|
|
}
|
2006-03-24 15:29:17 +08:00
|
|
|
|
|
|
|
if (SplatValue.Val) { // Splat of one value?
|
|
|
|
// Build the shuffle constant vector: <0, 0, 0, 0>
|
|
|
|
MVT::ValueType MaskVT =
|
|
|
|
MVT::getIntVectorWithNumElements(NumElems);
|
|
|
|
SDOperand Zero = DAG.getConstant(0, MVT::getVectorBaseType(MaskVT));
|
|
|
|
std::vector<SDOperand> ZeroVec(NumElems, Zero);
|
|
|
|
SDOperand SplatMask = DAG.getNode(ISD::BUILD_VECTOR, MaskVT, ZeroVec);
|
2006-03-24 09:17:21 +08:00
|
|
|
|
2006-03-24 15:29:17 +08:00
|
|
|
// If the target supports VECTOR_SHUFFLE and this shuffle mask, use it.
|
2006-04-05 01:23:26 +08:00
|
|
|
if (isShuffleLegal(Node->getValueType(0), SplatMask)) {
|
2006-03-24 15:29:17 +08:00
|
|
|
// Get the splatted value into the low element of a vector register.
|
|
|
|
SDOperand LowValVec =
|
|
|
|
DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0), SplatValue);
|
|
|
|
|
|
|
|
// Return shuffle(LowValVec, undef, <0,0,0,0>)
|
|
|
|
return DAG.getNode(ISD::VECTOR_SHUFFLE, Node->getValueType(0), LowValVec,
|
|
|
|
DAG.getNode(ISD::UNDEF, Node->getValueType(0)),
|
|
|
|
SplatMask);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-03-24 09:17:21 +08:00
|
|
|
// If there are only two unique elements, we may be able to turn this into a
|
|
|
|
// vector shuffle.
|
|
|
|
if (Values.size() == 2) {
|
|
|
|
// Build the shuffle constant vector: e.g. <0, 4, 0, 4>
|
|
|
|
MVT::ValueType MaskVT =
|
|
|
|
MVT::getIntVectorWithNumElements(NumElems);
|
|
|
|
std::vector<SDOperand> MaskVec(NumElems);
|
|
|
|
unsigned i = 0;
|
|
|
|
for (std::map<SDOperand,std::vector<unsigned> >::iterator I=Values.begin(),
|
|
|
|
E = Values.end(); I != E; ++I) {
|
|
|
|
for (std::vector<unsigned>::iterator II = I->second.begin(),
|
|
|
|
EE = I->second.end(); II != EE; ++II)
|
|
|
|
MaskVec[*II] = DAG.getConstant(i, MVT::getVectorBaseType(MaskVT));
|
|
|
|
i += NumElems;
|
|
|
|
}
|
|
|
|
SDOperand ShuffleMask = DAG.getNode(ISD::BUILD_VECTOR, MaskVT, MaskVec);
|
|
|
|
|
|
|
|
// If the target supports VECTOR_SHUFFLE and this shuffle mask, use it.
|
2006-04-05 01:23:26 +08:00
|
|
|
if (TLI.isOperationLegal(ISD::SCALAR_TO_VECTOR, Node->getValueType(0)) &&
|
|
|
|
isShuffleLegal(Node->getValueType(0), ShuffleMask)) {
|
2006-03-24 09:17:21 +08:00
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
for(std::map<SDOperand,std::vector<unsigned> >::iterator I=Values.begin(),
|
|
|
|
E = Values.end(); I != E; ++I) {
|
|
|
|
SDOperand Op = DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0),
|
|
|
|
I->first);
|
|
|
|
Ops.push_back(Op);
|
|
|
|
}
|
|
|
|
Ops.push_back(ShuffleMask);
|
|
|
|
|
|
|
|
// Return shuffle(LoValVec, HiValVec, <0,1,0,1>)
|
|
|
|
return DAG.getNode(ISD::VECTOR_SHUFFLE, Node->getValueType(0), Ops);
|
|
|
|
}
|
|
|
|
}
|
2006-03-19 14:31:19 +08:00
|
|
|
|
|
|
|
// Otherwise, we can't handle this case efficiently. Allocate a sufficiently
|
|
|
|
// aligned object on the stack, store each element into it, then load
|
|
|
|
// the result as a vector.
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
// Create the stack frame object.
|
|
|
|
SDOperand FIPtr = CreateStackTemporary(VT);
|
|
|
|
|
|
|
|
// Emit a store of each element to the stack slot.
|
|
|
|
std::vector<SDOperand> Stores;
|
|
|
|
unsigned TypeByteSize =
|
|
|
|
MVT::getSizeInBits(Node->getOperand(0).getValueType())/8;
|
|
|
|
unsigned VectorSize = MVT::getSizeInBits(VT)/8;
|
|
|
|
// Store (in the right endianness) the elements to memory.
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
|
|
|
|
// Ignore undef elements.
|
|
|
|
if (Node->getOperand(i).getOpcode() == ISD::UNDEF) continue;
|
|
|
|
|
2006-03-22 09:46:54 +08:00
|
|
|
unsigned Offset = TypeByteSize*i;
|
2006-03-19 14:31:19 +08:00
|
|
|
|
|
|
|
SDOperand Idx = DAG.getConstant(Offset, FIPtr.getValueType());
|
|
|
|
Idx = DAG.getNode(ISD::ADD, FIPtr.getValueType(), FIPtr, Idx);
|
|
|
|
|
|
|
|
Stores.push_back(DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Node->getOperand(i), Idx,
|
|
|
|
DAG.getSrcValue(NULL)));
|
|
|
|
}
|
|
|
|
|
|
|
|
SDOperand StoreChain;
|
|
|
|
if (!Stores.empty()) // Not all undef elements?
|
|
|
|
StoreChain = DAG.getNode(ISD::TokenFactor, MVT::Other, Stores);
|
|
|
|
else
|
|
|
|
StoreChain = DAG.getEntryNode();
|
|
|
|
|
|
|
|
// Result is a load from the stack slot.
|
|
|
|
return DAG.getLoad(VT, StoreChain, FIPtr, DAG.getSrcValue(0));
|
|
|
|
}
|
|
|
|
|
|
|
|
/// CreateStackTemporary - Create a stack temporary, suitable for holding the
|
|
|
|
/// specified value type.
|
|
|
|
SDOperand SelectionDAGLegalize::CreateStackTemporary(MVT::ValueType VT) {
|
|
|
|
MachineFrameInfo *FrameInfo = DAG.getMachineFunction().getFrameInfo();
|
|
|
|
unsigned ByteSize = MVT::getSizeInBits(VT)/8;
|
|
|
|
int FrameIdx = FrameInfo->CreateStackObject(ByteSize, ByteSize);
|
|
|
|
return DAG.getFrameIndex(FrameIdx, TLI.getPointerTy());
|
|
|
|
}
|
|
|
|
|
2005-04-02 12:00:59 +08:00
|
|
|
void SelectionDAGLegalize::ExpandShiftParts(unsigned NodeOp,
|
|
|
|
SDOperand Op, SDOperand Amt,
|
|
|
|
SDOperand &Lo, SDOperand &Hi) {
|
|
|
|
// Expand the subcomponents.
|
|
|
|
SDOperand LHSL, LHSH;
|
|
|
|
ExpandOp(Op, LHSL, LHSH);
|
|
|
|
|
|
|
|
std::vector<SDOperand> Ops;
|
|
|
|
Ops.push_back(LHSL);
|
|
|
|
Ops.push_back(LHSH);
|
|
|
|
Ops.push_back(Amt);
|
2005-08-31 01:21:17 +08:00
|
|
|
std::vector<MVT::ValueType> VTs(2, LHSL.getValueType());
|
2005-05-14 15:25:05 +08:00
|
|
|
Lo = DAG.getNode(NodeOp, VTs, Ops);
|
2005-04-02 12:00:59 +08:00
|
|
|
Hi = Lo.getValue(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
/// ExpandShift - Try to find a clever way to expand this shift operation out to
|
|
|
|
/// smaller elements. If we can't find a way that is more efficient than a
|
|
|
|
/// libcall on this target, return false. Otherwise, return true with the
|
|
|
|
/// low-parts expanded into Lo and Hi.
|
|
|
|
bool SelectionDAGLegalize::ExpandShift(unsigned Opc, SDOperand Op,SDOperand Amt,
|
|
|
|
SDOperand &Lo, SDOperand &Hi) {
|
|
|
|
assert((Opc == ISD::SHL || Opc == ISD::SRA || Opc == ISD::SRL) &&
|
|
|
|
"This is not a shift!");
|
2005-04-07 05:13:14 +08:00
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
MVT::ValueType NVT = TLI.getTypeToTransformTo(Op.getValueType());
|
2005-04-07 05:13:14 +08:00
|
|
|
SDOperand ShAmt = LegalizeOp(Amt);
|
|
|
|
MVT::ValueType ShTy = ShAmt.getValueType();
|
|
|
|
unsigned VTBits = MVT::getSizeInBits(Op.getValueType());
|
|
|
|
unsigned NVTBits = MVT::getSizeInBits(NVT);
|
|
|
|
|
|
|
|
// Handle the case when Amt is an immediate. Other cases are currently broken
|
|
|
|
// and are disabled.
|
|
|
|
if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Amt.Val)) {
|
|
|
|
unsigned Cst = CN->getValue();
|
|
|
|
// Expand the incoming operand to be shifted, so that we have its parts
|
|
|
|
SDOperand InL, InH;
|
|
|
|
ExpandOp(Op, InL, InH);
|
|
|
|
switch(Opc) {
|
|
|
|
case ISD::SHL:
|
|
|
|
if (Cst > VTBits) {
|
|
|
|
Lo = DAG.getConstant(0, NVT);
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
} else if (Cst > NVTBits) {
|
|
|
|
Lo = DAG.getConstant(0, NVT);
|
|
|
|
Hi = DAG.getNode(ISD::SHL, NVT, InL, DAG.getConstant(Cst-NVTBits,ShTy));
|
2005-04-12 04:08:52 +08:00
|
|
|
} else if (Cst == NVTBits) {
|
|
|
|
Lo = DAG.getConstant(0, NVT);
|
|
|
|
Hi = InL;
|
2005-04-07 05:13:14 +08:00
|
|
|
} else {
|
|
|
|
Lo = DAG.getNode(ISD::SHL, NVT, InL, DAG.getConstant(Cst, ShTy));
|
|
|
|
Hi = DAG.getNode(ISD::OR, NVT,
|
|
|
|
DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(Cst, ShTy)),
|
|
|
|
DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(NVTBits-Cst, ShTy)));
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
case ISD::SRL:
|
|
|
|
if (Cst > VTBits) {
|
|
|
|
Lo = DAG.getConstant(0, NVT);
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
} else if (Cst > NVTBits) {
|
|
|
|
Lo = DAG.getNode(ISD::SRL, NVT, InH, DAG.getConstant(Cst-NVTBits,ShTy));
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
2005-04-12 04:08:52 +08:00
|
|
|
} else if (Cst == NVTBits) {
|
|
|
|
Lo = InH;
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
2005-04-07 05:13:14 +08:00
|
|
|
} else {
|
|
|
|
Lo = DAG.getNode(ISD::OR, NVT,
|
|
|
|
DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(Cst, ShTy)),
|
|
|
|
DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(NVTBits-Cst, ShTy)));
|
|
|
|
Hi = DAG.getNode(ISD::SRL, NVT, InH, DAG.getConstant(Cst, ShTy));
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
case ISD::SRA:
|
|
|
|
if (Cst > VTBits) {
|
2005-04-22 06:36:52 +08:00
|
|
|
Hi = Lo = DAG.getNode(ISD::SRA, NVT, InH,
|
2005-04-07 05:13:14 +08:00
|
|
|
DAG.getConstant(NVTBits-1, ShTy));
|
|
|
|
} else if (Cst > NVTBits) {
|
2005-04-22 06:36:52 +08:00
|
|
|
Lo = DAG.getNode(ISD::SRA, NVT, InH,
|
2005-04-07 05:13:14 +08:00
|
|
|
DAG.getConstant(Cst-NVTBits, ShTy));
|
2005-04-22 06:36:52 +08:00
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, InH,
|
2005-04-07 05:13:14 +08:00
|
|
|
DAG.getConstant(NVTBits-1, ShTy));
|
2005-04-12 04:08:52 +08:00
|
|
|
} else if (Cst == NVTBits) {
|
|
|
|
Lo = InH;
|
2005-04-22 06:36:52 +08:00
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, InH,
|
2005-04-12 04:08:52 +08:00
|
|
|
DAG.getConstant(NVTBits-1, ShTy));
|
2005-04-07 05:13:14 +08:00
|
|
|
} else {
|
|
|
|
Lo = DAG.getNode(ISD::OR, NVT,
|
|
|
|
DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(Cst, ShTy)),
|
|
|
|
DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(NVTBits-Cst, ShTy)));
|
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, InH, DAG.getConstant(Cst, ShTy));
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return false;
|
2005-01-19 12:19:40 +08:00
|
|
|
}
|
2005-01-21 14:05:23 +08:00
|
|
|
|
2005-01-23 12:42:50 +08:00
|
|
|
|
2005-01-21 14:05:23 +08:00
|
|
|
// ExpandLibCall - Expand a node into a call to a libcall. If the result value
|
|
|
|
// does not fit into a register, return the lo part and set the hi part to the
|
|
|
|
// by-reg argument. If it does fit into a single register, return the result
|
|
|
|
// and leave the Hi part unset.
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandLibCall(const char *Name, SDNode *Node,
|
|
|
|
SDOperand &Hi) {
|
2006-02-13 17:18:02 +08:00
|
|
|
assert(!IsLegalizingCall && "Cannot overlap legalization of calls!");
|
|
|
|
// The input chain to this libcall is the entry node of the function.
|
|
|
|
// Legalizing the call will automatically add the previous call to the
|
|
|
|
// dependence.
|
|
|
|
SDOperand InChain = DAG.getEntryNode();
|
|
|
|
|
2005-01-21 14:05:23 +08:00
|
|
|
TargetLowering::ArgListTy Args;
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
|
|
|
|
MVT::ValueType ArgVT = Node->getOperand(i).getValueType();
|
|
|
|
const Type *ArgTy = MVT::getTypeForValueType(ArgVT);
|
|
|
|
Args.push_back(std::make_pair(Node->getOperand(i), ArgTy));
|
|
|
|
}
|
|
|
|
SDOperand Callee = DAG.getExternalSymbol(Name, TLI.getPointerTy());
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2005-05-12 03:02:11 +08:00
|
|
|
// Splice the libcall in wherever FindInputOutputChains tells us to.
|
2005-01-21 14:05:23 +08:00
|
|
|
const Type *RetTy = MVT::getTypeForValueType(Node->getValueType(0));
|
2005-05-12 03:02:11 +08:00
|
|
|
std::pair<SDOperand,SDOperand> CallInfo =
|
2005-05-14 02:50:42 +08:00
|
|
|
TLI.LowerCallTo(InChain, RetTy, false, CallingConv::C, false,
|
|
|
|
Callee, Args, DAG);
|
2005-05-12 03:02:11 +08:00
|
|
|
|
2006-02-13 17:18:02 +08:00
|
|
|
// Legalize the call sequence, starting with the chain. This will advance
|
|
|
|
// the LastCALLSEQ_END to the legalized version of the CALLSEQ_END node that
|
|
|
|
// was added by LowerCallTo (guaranteeing proper serialization of calls).
|
|
|
|
LegalizeOp(CallInfo.second);
|
2005-09-03 04:26:58 +08:00
|
|
|
SDOperand Result;
|
2005-05-12 03:02:11 +08:00
|
|
|
switch (getTypeAction(CallInfo.first.getValueType())) {
|
2005-01-21 14:05:23 +08:00
|
|
|
default: assert(0 && "Unknown thing");
|
|
|
|
case Legal:
|
2006-01-28 15:39:30 +08:00
|
|
|
Result = CallInfo.first;
|
2005-09-03 04:26:58 +08:00
|
|
|
break;
|
2005-01-21 14:05:23 +08:00
|
|
|
case Expand:
|
2005-09-03 04:26:58 +08:00
|
|
|
ExpandOp(CallInfo.first, Result, Hi);
|
|
|
|
break;
|
2005-01-21 14:05:23 +08:00
|
|
|
}
|
2006-01-28 16:25:58 +08:00
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/// ExpandIntToFP - Expand a [US]INT_TO_FP operation, assuming that the
|
|
|
|
/// destination type is legal.
|
|
|
|
SDOperand SelectionDAGLegalize::
|
|
|
|
ExpandIntToFP(bool isSigned, MVT::ValueType DestTy, SDOperand Source) {
|
|
|
|
assert(isTypeLegal(DestTy) && "Destination type is not legal!");
|
|
|
|
assert(getTypeAction(Source.getValueType()) == Expand &&
|
|
|
|
"This is not an expansion!");
|
|
|
|
assert(Source.getValueType() == MVT::i64 && "Only handle expand from i64!");
|
|
|
|
|
|
|
|
if (!isSigned) {
|
|
|
|
assert(Source.getValueType() == MVT::i64 &&
|
|
|
|
"This only works for 64-bit -> FP");
|
|
|
|
// The 64-bit value loaded will be incorrectly if the 'sign bit' of the
|
|
|
|
// incoming integer is set. To handle this, we dynamically test to see if
|
|
|
|
// it is set, and, if so, add a fudge factor.
|
|
|
|
SDOperand Lo, Hi;
|
|
|
|
ExpandOp(Source, Lo, Hi);
|
|
|
|
|
|
|
|
// If this is unsigned, and not supported, first perform the conversion to
|
|
|
|
// signed, then adjust the result if the sign bit is set.
|
|
|
|
SDOperand SignedConv = ExpandIntToFP(true, DestTy,
|
|
|
|
DAG.getNode(ISD::BUILD_PAIR, Source.getValueType(), Lo, Hi));
|
|
|
|
|
|
|
|
SDOperand SignSet = DAG.getSetCC(TLI.getSetCCResultTy(), Hi,
|
|
|
|
DAG.getConstant(0, Hi.getValueType()),
|
|
|
|
ISD::SETLT);
|
|
|
|
SDOperand Zero = getIntPtrConstant(0), Four = getIntPtrConstant(4);
|
|
|
|
SDOperand CstOffset = DAG.getNode(ISD::SELECT, Zero.getValueType(),
|
|
|
|
SignSet, Four, Zero);
|
|
|
|
uint64_t FF = 0x5f800000ULL;
|
|
|
|
if (TLI.isLittleEndian()) FF <<= 32;
|
|
|
|
static Constant *FudgeFactor = ConstantUInt::get(Type::ULongTy, FF);
|
|
|
|
|
|
|
|
SDOperand CPIdx = DAG.getConstantPool(FudgeFactor, TLI.getPointerTy());
|
|
|
|
CPIdx = DAG.getNode(ISD::ADD, TLI.getPointerTy(), CPIdx, CstOffset);
|
|
|
|
SDOperand FudgeInReg;
|
|
|
|
if (DestTy == MVT::f32)
|
|
|
|
FudgeInReg = DAG.getLoad(MVT::f32, DAG.getEntryNode(), CPIdx,
|
|
|
|
DAG.getSrcValue(NULL));
|
|
|
|
else {
|
|
|
|
assert(DestTy == MVT::f64 && "Unexpected conversion");
|
|
|
|
FudgeInReg = DAG.getExtLoad(ISD::EXTLOAD, MVT::f64, DAG.getEntryNode(),
|
|
|
|
CPIdx, DAG.getSrcValue(NULL), MVT::f32);
|
|
|
|
}
|
|
|
|
return DAG.getNode(ISD::FADD, DestTy, SignedConv, FudgeInReg);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Check to see if the target has a custom way to lower this. If so, use it.
|
|
|
|
switch (TLI.getOperationAction(ISD::SINT_TO_FP, Source.getValueType())) {
|
|
|
|
default: assert(0 && "This action not implemented for this operation!");
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
case TargetLowering::Expand:
|
|
|
|
break; // This case is handled below.
|
|
|
|
case TargetLowering::Custom: {
|
|
|
|
SDOperand NV = TLI.LowerOperation(DAG.getNode(ISD::SINT_TO_FP, DestTy,
|
|
|
|
Source), DAG);
|
|
|
|
if (NV.Val)
|
|
|
|
return LegalizeOp(NV);
|
|
|
|
break; // The target decided this was legal after all
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// Expand the source, then glue it back together for the call. We must expand
|
|
|
|
// the source in case it is shared (this pass of legalize must traverse it).
|
|
|
|
SDOperand SrcLo, SrcHi;
|
|
|
|
ExpandOp(Source, SrcLo, SrcHi);
|
|
|
|
Source = DAG.getNode(ISD::BUILD_PAIR, Source.getValueType(), SrcLo, SrcHi);
|
|
|
|
|
|
|
|
const char *FnName = 0;
|
|
|
|
if (DestTy == MVT::f32)
|
|
|
|
FnName = "__floatdisf";
|
|
|
|
else {
|
|
|
|
assert(DestTy == MVT::f64 && "Unknown fp value type!");
|
|
|
|
FnName = "__floatdidf";
|
|
|
|
}
|
2006-02-13 17:18:02 +08:00
|
|
|
|
|
|
|
Source = DAG.getNode(ISD::SINT_TO_FP, DestTy, Source);
|
|
|
|
SDOperand UnusedHiPart;
|
2006-02-17 12:32:33 +08:00
|
|
|
return ExpandLibCall(FnName, Source.Val, UnusedHiPart);
|
2006-01-28 16:25:58 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/// ExpandLegalINT_TO_FP - This function is responsible for legalizing a
|
|
|
|
/// INT_TO_FP operation of the specified operand when the target requests that
|
|
|
|
/// we expand it. At this point, we know that the result and operand types are
|
|
|
|
/// legal for the target.
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandLegalINT_TO_FP(bool isSigned,
|
|
|
|
SDOperand Op0,
|
|
|
|
MVT::ValueType DestVT) {
|
|
|
|
if (Op0.getValueType() == MVT::i32) {
|
|
|
|
// simple 32-bit [signed|unsigned] integer to float/double expansion
|
|
|
|
|
|
|
|
// get the stack frame index of a 8 byte buffer
|
|
|
|
MachineFunction &MF = DAG.getMachineFunction();
|
|
|
|
int SSFI = MF.getFrameInfo()->CreateStackObject(8, 8);
|
|
|
|
// get address of 8 byte buffer
|
|
|
|
SDOperand StackSlot = DAG.getFrameIndex(SSFI, TLI.getPointerTy());
|
|
|
|
// word offset constant for Hi/Lo address computation
|
|
|
|
SDOperand WordOff = DAG.getConstant(sizeof(int), TLI.getPointerTy());
|
|
|
|
// set up Hi and Lo (into buffer) address based on endian
|
2006-03-23 13:29:04 +08:00
|
|
|
SDOperand Hi = StackSlot;
|
|
|
|
SDOperand Lo = DAG.getNode(ISD::ADD, TLI.getPointerTy(), StackSlot,WordOff);
|
|
|
|
if (TLI.isLittleEndian())
|
|
|
|
std::swap(Hi, Lo);
|
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// if signed map to unsigned space
|
|
|
|
SDOperand Op0Mapped;
|
|
|
|
if (isSigned) {
|
|
|
|
// constant used to invert sign bit (signed to unsigned mapping)
|
|
|
|
SDOperand SignBit = DAG.getConstant(0x80000000u, MVT::i32);
|
|
|
|
Op0Mapped = DAG.getNode(ISD::XOR, MVT::i32, Op0, SignBit);
|
|
|
|
} else {
|
|
|
|
Op0Mapped = Op0;
|
|
|
|
}
|
|
|
|
// store the lo of the constructed double - based on integer input
|
|
|
|
SDOperand Store1 = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Op0Mapped, Lo, DAG.getSrcValue(NULL));
|
|
|
|
// initial hi portion of constructed double
|
|
|
|
SDOperand InitialHi = DAG.getConstant(0x43300000u, MVT::i32);
|
|
|
|
// store the hi of the constructed double - biased exponent
|
|
|
|
SDOperand Store2 = DAG.getNode(ISD::STORE, MVT::Other, Store1,
|
|
|
|
InitialHi, Hi, DAG.getSrcValue(NULL));
|
|
|
|
// load the constructed double
|
|
|
|
SDOperand Load = DAG.getLoad(MVT::f64, Store2, StackSlot,
|
|
|
|
DAG.getSrcValue(NULL));
|
|
|
|
// FP constant to bias correct the final result
|
|
|
|
SDOperand Bias = DAG.getConstantFP(isSigned ?
|
|
|
|
BitsToDouble(0x4330000080000000ULL)
|
|
|
|
: BitsToDouble(0x4330000000000000ULL),
|
|
|
|
MVT::f64);
|
|
|
|
// subtract the bias
|
|
|
|
SDOperand Sub = DAG.getNode(ISD::FSUB, MVT::f64, Load, Bias);
|
|
|
|
// final result
|
|
|
|
SDOperand Result;
|
|
|
|
// handle final rounding
|
|
|
|
if (DestVT == MVT::f64) {
|
|
|
|
// do nothing
|
|
|
|
Result = Sub;
|
|
|
|
} else {
|
|
|
|
// if f32 then cast to f32
|
|
|
|
Result = DAG.getNode(ISD::FP_ROUND, MVT::f32, Sub);
|
|
|
|
}
|
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
assert(!isSigned && "Legalize cannot Expand SINT_TO_FP for i64 yet");
|
|
|
|
SDOperand Tmp1 = DAG.getNode(ISD::SINT_TO_FP, DestVT, Op0);
|
|
|
|
|
|
|
|
SDOperand SignSet = DAG.getSetCC(TLI.getSetCCResultTy(), Op0,
|
|
|
|
DAG.getConstant(0, Op0.getValueType()),
|
|
|
|
ISD::SETLT);
|
|
|
|
SDOperand Zero = getIntPtrConstant(0), Four = getIntPtrConstant(4);
|
|
|
|
SDOperand CstOffset = DAG.getNode(ISD::SELECT, Zero.getValueType(),
|
|
|
|
SignSet, Four, Zero);
|
|
|
|
|
|
|
|
// If the sign bit of the integer is set, the large number will be treated
|
|
|
|
// as a negative number. To counteract this, the dynamic code adds an
|
|
|
|
// offset depending on the data type.
|
|
|
|
uint64_t FF;
|
|
|
|
switch (Op0.getValueType()) {
|
|
|
|
default: assert(0 && "Unsupported integer type!");
|
|
|
|
case MVT::i8 : FF = 0x43800000ULL; break; // 2^8 (as a float)
|
|
|
|
case MVT::i16: FF = 0x47800000ULL; break; // 2^16 (as a float)
|
|
|
|
case MVT::i32: FF = 0x4F800000ULL; break; // 2^32 (as a float)
|
|
|
|
case MVT::i64: FF = 0x5F800000ULL; break; // 2^64 (as a float)
|
|
|
|
}
|
|
|
|
if (TLI.isLittleEndian()) FF <<= 32;
|
|
|
|
static Constant *FudgeFactor = ConstantUInt::get(Type::ULongTy, FF);
|
|
|
|
|
|
|
|
SDOperand CPIdx = DAG.getConstantPool(FudgeFactor, TLI.getPointerTy());
|
|
|
|
CPIdx = DAG.getNode(ISD::ADD, TLI.getPointerTy(), CPIdx, CstOffset);
|
|
|
|
SDOperand FudgeInReg;
|
|
|
|
if (DestVT == MVT::f32)
|
|
|
|
FudgeInReg = DAG.getLoad(MVT::f32, DAG.getEntryNode(), CPIdx,
|
|
|
|
DAG.getSrcValue(NULL));
|
|
|
|
else {
|
|
|
|
assert(DestVT == MVT::f64 && "Unexpected conversion");
|
|
|
|
FudgeInReg = LegalizeOp(DAG.getExtLoad(ISD::EXTLOAD, MVT::f64,
|
|
|
|
DAG.getEntryNode(), CPIdx,
|
|
|
|
DAG.getSrcValue(NULL), MVT::f32));
|
|
|
|
}
|
|
|
|
|
|
|
|
return DAG.getNode(ISD::FADD, DestVT, Tmp1, FudgeInReg);
|
|
|
|
}
|
|
|
|
|
|
|
|
/// PromoteLegalINT_TO_FP - This function is responsible for legalizing a
|
|
|
|
/// *INT_TO_FP operation of the specified operand when the target requests that
|
|
|
|
/// we promote it. At this point, we know that the result and operand types are
|
|
|
|
/// legal for the target, and that there is a legal UINT_TO_FP or SINT_TO_FP
|
|
|
|
/// operation that takes a larger input.
|
|
|
|
SDOperand SelectionDAGLegalize::PromoteLegalINT_TO_FP(SDOperand LegalOp,
|
|
|
|
MVT::ValueType DestVT,
|
|
|
|
bool isSigned) {
|
|
|
|
// First step, figure out the appropriate *INT_TO_FP operation to use.
|
|
|
|
MVT::ValueType NewInTy = LegalOp.getValueType();
|
|
|
|
|
|
|
|
unsigned OpToUse = 0;
|
|
|
|
|
|
|
|
// Scan for the appropriate larger type to use.
|
|
|
|
while (1) {
|
|
|
|
NewInTy = (MVT::ValueType)(NewInTy+1);
|
|
|
|
assert(MVT::isInteger(NewInTy) && "Ran out of possibilities!");
|
|
|
|
|
|
|
|
// If the target supports SINT_TO_FP of this type, use it.
|
|
|
|
switch (TLI.getOperationAction(ISD::SINT_TO_FP, NewInTy)) {
|
|
|
|
default: break;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
if (!TLI.isTypeLegal(NewInTy))
|
|
|
|
break; // Can't use this datatype.
|
|
|
|
// FALL THROUGH.
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
OpToUse = ISD::SINT_TO_FP;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (OpToUse) break;
|
|
|
|
if (isSigned) continue;
|
|
|
|
|
|
|
|
// If the target supports UINT_TO_FP of this type, use it.
|
|
|
|
switch (TLI.getOperationAction(ISD::UINT_TO_FP, NewInTy)) {
|
|
|
|
default: break;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
if (!TLI.isTypeLegal(NewInTy))
|
|
|
|
break; // Can't use this datatype.
|
|
|
|
// FALL THROUGH.
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
OpToUse = ISD::UINT_TO_FP;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (OpToUse) break;
|
|
|
|
|
|
|
|
// Otherwise, try a larger type.
|
|
|
|
}
|
|
|
|
|
|
|
|
// Okay, we found the operation and type to use. Zero extend our input to the
|
|
|
|
// desired type then run the operation on it.
|
|
|
|
return DAG.getNode(OpToUse, DestVT,
|
|
|
|
DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND,
|
|
|
|
NewInTy, LegalOp));
|
2005-01-21 14:05:23 +08:00
|
|
|
}
|
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
/// PromoteLegalFP_TO_INT - This function is responsible for legalizing a
|
|
|
|
/// FP_TO_*INT operation of the specified operand when the target requests that
|
|
|
|
/// we promote it. At this point, we know that the result and operand types are
|
|
|
|
/// legal for the target, and that there is a legal FP_TO_UINT or FP_TO_SINT
|
|
|
|
/// operation that returns a larger result.
|
|
|
|
SDOperand SelectionDAGLegalize::PromoteLegalFP_TO_INT(SDOperand LegalOp,
|
|
|
|
MVT::ValueType DestVT,
|
|
|
|
bool isSigned) {
|
|
|
|
// First step, figure out the appropriate FP_TO*INT operation to use.
|
|
|
|
MVT::ValueType NewOutTy = DestVT;
|
2005-01-23 12:42:50 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
unsigned OpToUse = 0;
|
2005-04-13 13:09:42 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// Scan for the appropriate larger type to use.
|
|
|
|
while (1) {
|
|
|
|
NewOutTy = (MVT::ValueType)(NewOutTy+1);
|
|
|
|
assert(MVT::isInteger(NewOutTy) && "Ran out of possibilities!");
|
2005-05-13 12:45:13 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// If the target supports FP_TO_SINT returning this type, use it.
|
|
|
|
switch (TLI.getOperationAction(ISD::FP_TO_SINT, NewOutTy)) {
|
|
|
|
default: break;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
if (!TLI.isTypeLegal(NewOutTy))
|
|
|
|
break; // Can't use this datatype.
|
|
|
|
// FALL THROUGH.
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
OpToUse = ISD::FP_TO_SINT;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (OpToUse) break;
|
2005-04-13 13:09:42 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// If the target supports FP_TO_UINT of this type, use it.
|
|
|
|
switch (TLI.getOperationAction(ISD::FP_TO_UINT, NewOutTy)) {
|
|
|
|
default: break;
|
|
|
|
case TargetLowering::Legal:
|
|
|
|
if (!TLI.isTypeLegal(NewOutTy))
|
|
|
|
break; // Can't use this datatype.
|
|
|
|
// FALL THROUGH.
|
|
|
|
case TargetLowering::Custom:
|
|
|
|
OpToUse = ISD::FP_TO_UINT;
|
|
|
|
break;
|
2005-04-13 13:09:42 +08:00
|
|
|
}
|
2006-01-28 16:25:58 +08:00
|
|
|
if (OpToUse) break;
|
2005-05-12 03:02:11 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// Otherwise, try a larger type.
|
2005-05-14 13:33:54 +08:00
|
|
|
}
|
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
// Okay, we found the operation and type to use. Truncate the result of the
|
|
|
|
// extended FP_TO_*INT operation to the desired size.
|
|
|
|
return DAG.getNode(ISD::TRUNCATE, DestVT,
|
|
|
|
DAG.getNode(OpToUse, NewOutTy, LegalOp));
|
|
|
|
}
|
2005-05-12 15:00:44 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
/// ExpandBSWAP - Open code the operations for BSWAP of the specified operation.
|
|
|
|
///
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandBSWAP(SDOperand Op) {
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
|
|
|
MVT::ValueType SHVT = TLI.getShiftAmountTy();
|
|
|
|
SDOperand Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8;
|
|
|
|
switch (VT) {
|
|
|
|
default: assert(0 && "Unhandled Expand type in BSWAP!"); abort();
|
|
|
|
case MVT::i16:
|
|
|
|
Tmp2 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
return DAG.getNode(ISD::OR, VT, Tmp1, Tmp2);
|
|
|
|
case MVT::i32:
|
|
|
|
Tmp4 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(24, SHVT));
|
|
|
|
Tmp3 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(24, SHVT));
|
|
|
|
Tmp3 = DAG.getNode(ISD::AND, VT, Tmp3, DAG.getConstant(0xFF0000, VT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::AND, VT, Tmp2, DAG.getConstant(0xFF00, VT));
|
|
|
|
Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp3);
|
|
|
|
Tmp2 = DAG.getNode(ISD::OR, VT, Tmp2, Tmp1);
|
|
|
|
return DAG.getNode(ISD::OR, VT, Tmp4, Tmp2);
|
|
|
|
case MVT::i64:
|
|
|
|
Tmp8 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(56, SHVT));
|
|
|
|
Tmp7 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(40, SHVT));
|
|
|
|
Tmp6 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(24, SHVT));
|
|
|
|
Tmp5 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
Tmp4 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
|
|
|
|
Tmp3 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(24, SHVT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(40, SHVT));
|
|
|
|
Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(56, SHVT));
|
|
|
|
Tmp7 = DAG.getNode(ISD::AND, VT, Tmp7, DAG.getConstant(255ULL<<48, VT));
|
|
|
|
Tmp6 = DAG.getNode(ISD::AND, VT, Tmp6, DAG.getConstant(255ULL<<40, VT));
|
|
|
|
Tmp5 = DAG.getNode(ISD::AND, VT, Tmp5, DAG.getConstant(255ULL<<32, VT));
|
|
|
|
Tmp4 = DAG.getNode(ISD::AND, VT, Tmp4, DAG.getConstant(255ULL<<24, VT));
|
|
|
|
Tmp3 = DAG.getNode(ISD::AND, VT, Tmp3, DAG.getConstant(255ULL<<16, VT));
|
|
|
|
Tmp2 = DAG.getNode(ISD::AND, VT, Tmp2, DAG.getConstant(255ULL<<8 , VT));
|
|
|
|
Tmp8 = DAG.getNode(ISD::OR, VT, Tmp8, Tmp7);
|
|
|
|
Tmp6 = DAG.getNode(ISD::OR, VT, Tmp6, Tmp5);
|
|
|
|
Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp3);
|
|
|
|
Tmp2 = DAG.getNode(ISD::OR, VT, Tmp2, Tmp1);
|
|
|
|
Tmp8 = DAG.getNode(ISD::OR, VT, Tmp8, Tmp6);
|
|
|
|
Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp2);
|
|
|
|
return DAG.getNode(ISD::OR, VT, Tmp8, Tmp4);
|
2005-05-12 03:02:11 +08:00
|
|
|
}
|
2005-01-21 14:05:23 +08:00
|
|
|
}
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2006-01-28 16:25:58 +08:00
|
|
|
/// ExpandBitCount - Expand the specified bitcount instruction into operations.
|
|
|
|
///
|
|
|
|
SDOperand SelectionDAGLegalize::ExpandBitCount(unsigned Opc, SDOperand Op) {
|
|
|
|
switch (Opc) {
|
|
|
|
default: assert(0 && "Cannot expand this yet!");
|
|
|
|
case ISD::CTPOP: {
|
|
|
|
static const uint64_t mask[6] = {
|
|
|
|
0x5555555555555555ULL, 0x3333333333333333ULL,
|
|
|
|
0x0F0F0F0F0F0F0F0FULL, 0x00FF00FF00FF00FFULL,
|
|
|
|
0x0000FFFF0000FFFFULL, 0x00000000FFFFFFFFULL
|
|
|
|
};
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
|
|
|
MVT::ValueType ShVT = TLI.getShiftAmountTy();
|
|
|
|
unsigned len = getSizeInBits(VT);
|
|
|
|
for (unsigned i = 0; (1U << i) <= (len / 2); ++i) {
|
|
|
|
//x = (x & mask[i][len/8]) + (x >> (1 << i) & mask[i][len/8])
|
|
|
|
SDOperand Tmp2 = DAG.getConstant(mask[i], VT);
|
|
|
|
SDOperand Tmp3 = DAG.getConstant(1ULL << i, ShVT);
|
|
|
|
Op = DAG.getNode(ISD::ADD, VT, DAG.getNode(ISD::AND, VT, Op, Tmp2),
|
|
|
|
DAG.getNode(ISD::AND, VT,
|
|
|
|
DAG.getNode(ISD::SRL, VT, Op, Tmp3),Tmp2));
|
|
|
|
}
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
case ISD::CTLZ: {
|
|
|
|
// for now, we do this:
|
|
|
|
// x = x | (x >> 1);
|
|
|
|
// x = x | (x >> 2);
|
|
|
|
// ...
|
|
|
|
// x = x | (x >>16);
|
|
|
|
// x = x | (x >>32); // for 64-bit input
|
|
|
|
// return popcount(~x);
|
|
|
|
//
|
|
|
|
// but see also: http://www.hackersdelight.org/HDcode/nlz.cc
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
|
|
|
MVT::ValueType ShVT = TLI.getShiftAmountTy();
|
|
|
|
unsigned len = getSizeInBits(VT);
|
|
|
|
for (unsigned i = 0; (1U << i) <= (len / 2); ++i) {
|
|
|
|
SDOperand Tmp3 = DAG.getConstant(1ULL << i, ShVT);
|
|
|
|
Op = DAG.getNode(ISD::OR, VT, Op, DAG.getNode(ISD::SRL, VT, Op, Tmp3));
|
|
|
|
}
|
|
|
|
Op = DAG.getNode(ISD::XOR, VT, Op, DAG.getConstant(~0ULL, VT));
|
|
|
|
return DAG.getNode(ISD::CTPOP, VT, Op);
|
|
|
|
}
|
|
|
|
case ISD::CTTZ: {
|
|
|
|
// for now, we use: { return popcount(~x & (x - 1)); }
|
|
|
|
// unless the target has ctlz but not ctpop, in which case we use:
|
|
|
|
// { return 32 - nlz(~x & (x-1)); }
|
|
|
|
// see also http://www.hackersdelight.org/HDcode/ntz.cc
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
|
|
|
SDOperand Tmp2 = DAG.getConstant(~0ULL, VT);
|
|
|
|
SDOperand Tmp3 = DAG.getNode(ISD::AND, VT,
|
|
|
|
DAG.getNode(ISD::XOR, VT, Op, Tmp2),
|
|
|
|
DAG.getNode(ISD::SUB, VT, Op, DAG.getConstant(1, VT)));
|
|
|
|
// If ISD::CTLZ is legal and CTPOP isn't, then do that instead.
|
|
|
|
if (!TLI.isOperationLegal(ISD::CTPOP, VT) &&
|
|
|
|
TLI.isOperationLegal(ISD::CTLZ, VT))
|
|
|
|
return DAG.getNode(ISD::SUB, VT,
|
|
|
|
DAG.getConstant(getSizeInBits(VT), VT),
|
|
|
|
DAG.getNode(ISD::CTLZ, VT, Tmp3));
|
|
|
|
return DAG.getNode(ISD::CTPOP, VT, Tmp3);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2005-01-19 12:19:40 +08:00
|
|
|
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
/// ExpandOp - Expand the specified SDOperand into its two component pieces
|
|
|
|
/// Lo&Hi. Note that the Op MUST be an expanded type. As a result of this, the
|
|
|
|
/// LegalizeNodes map is filled in for any results that are not expanded, the
|
|
|
|
/// ExpandedNodes map is filled in for any results that are expanded, and the
|
|
|
|
/// Lo/Hi values are returned.
|
|
|
|
void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
|
|
|
|
MVT::ValueType VT = Op.getValueType();
|
2005-01-16 09:11:45 +08:00
|
|
|
MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
|
2005-01-07 15:47:09 +08:00
|
|
|
SDNode *Node = Op.Val;
|
|
|
|
assert(getTypeAction(VT) == Expand && "Not an expanded type!");
|
Check in code to scalarize arbitrarily wide packed types for some simple
vector operations (load, add, sub, mul).
This allows us to codegen:
void %foo(<4 x float> * %a) {
entry:
%tmp1 = load <4 x float> * %a;
%tmp2 = add <4 x float> %tmp1, %tmp1
store <4 x float> %tmp2, <4 x float> *%a
ret void
}
on ppc as:
_foo:
lfs f0, 12(r3)
lfs f1, 8(r3)
lfs f2, 4(r3)
lfs f3, 0(r3)
fadds f0, f0, f0
fadds f1, f1, f1
fadds f2, f2, f2
fadds f3, f3, f3
stfs f0, 12(r3)
stfs f1, 8(r3)
stfs f2, 4(r3)
stfs f3, 0(r3)
blr
llvm-svn: 24484
2005-11-23 02:16:00 +08:00
|
|
|
assert((MVT::isInteger(VT) || VT == MVT::Vector) &&
|
|
|
|
"Cannot expand FP values!");
|
|
|
|
assert(((MVT::isInteger(NVT) && NVT < VT) || VT == MVT::Vector) &&
|
2005-01-07 15:47:09 +08:00
|
|
|
"Cannot expand to FP value or to larger int value!");
|
|
|
|
|
2005-09-03 04:32:45 +08:00
|
|
|
// See if we already expanded it.
|
|
|
|
std::map<SDOperand, std::pair<SDOperand, SDOperand> >::iterator I
|
|
|
|
= ExpandedNodes.find(Op);
|
|
|
|
if (I != ExpandedNodes.end()) {
|
|
|
|
Lo = I->second.first;
|
|
|
|
Hi = I->second.second;
|
|
|
|
return;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
switch (Node->getOpcode()) {
|
2006-01-21 12:27:00 +08:00
|
|
|
case ISD::CopyFromReg:
|
|
|
|
assert(0 && "CopyFromReg must be legal!");
|
|
|
|
default:
|
2005-01-07 15:47:09 +08:00
|
|
|
std::cerr << "NODE: "; Node->dump(); std::cerr << "\n";
|
|
|
|
assert(0 && "Do not know how to expand this operator!");
|
|
|
|
abort();
|
2005-04-02 06:34:39 +08:00
|
|
|
case ISD::UNDEF:
|
|
|
|
Lo = DAG.getNode(ISD::UNDEF, NVT);
|
|
|
|
Hi = DAG.getNode(ISD::UNDEF, NVT);
|
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::Constant: {
|
|
|
|
uint64_t Cst = cast<ConstantSDNode>(Node)->getValue();
|
|
|
|
Lo = DAG.getConstant(Cst, NVT);
|
|
|
|
Hi = DAG.getConstant(Cst >> MVT::getSizeInBits(NVT), NVT);
|
|
|
|
break;
|
|
|
|
}
|
2005-03-29 06:03:13 +08:00
|
|
|
case ISD::BUILD_PAIR:
|
2006-01-28 13:07:51 +08:00
|
|
|
// Return the operands.
|
|
|
|
Lo = Node->getOperand(0);
|
|
|
|
Hi = Node->getOperand(1);
|
2005-03-29 06:03:13 +08:00
|
|
|
break;
|
2005-12-13 06:27:43 +08:00
|
|
|
|
|
|
|
case ISD::SIGN_EXTEND_INREG:
|
|
|
|
ExpandOp(Node->getOperand(0), Lo, Hi);
|
|
|
|
// Sign extend the lo-part.
|
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, Lo,
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(NVT)-1,
|
|
|
|
TLI.getShiftAmountTy()));
|
|
|
|
// sext_inreg the low part if needed.
|
|
|
|
Lo = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Lo, Node->getOperand(1));
|
|
|
|
break;
|
2005-03-29 06:03:13 +08:00
|
|
|
|
2006-01-14 11:14:10 +08:00
|
|
|
case ISD::BSWAP: {
|
|
|
|
ExpandOp(Node->getOperand(0), Lo, Hi);
|
|
|
|
SDOperand TempLo = DAG.getNode(ISD::BSWAP, NVT, Hi);
|
|
|
|
Hi = DAG.getNode(ISD::BSWAP, NVT, Lo);
|
|
|
|
Lo = TempLo;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-05-11 12:51:16 +08:00
|
|
|
case ISD::CTPOP:
|
|
|
|
ExpandOp(Node->getOperand(0), Lo, Hi);
|
2005-05-11 13:09:47 +08:00
|
|
|
Lo = DAG.getNode(ISD::ADD, NVT, // ctpop(HL) -> ctpop(H)+ctpop(L)
|
|
|
|
DAG.getNode(ISD::CTPOP, NVT, Lo),
|
|
|
|
DAG.getNode(ISD::CTPOP, NVT, Hi));
|
2005-05-11 12:51:16 +08:00
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
break;
|
|
|
|
|
2005-05-13 03:05:01 +08:00
|
|
|
case ISD::CTLZ: {
|
|
|
|
// ctlz (HL) -> ctlz(H) != 32 ? ctlz(H) : (ctlz(L)+32)
|
2005-05-13 03:27:51 +08:00
|
|
|
ExpandOp(Node->getOperand(0), Lo, Hi);
|
2005-05-13 03:05:01 +08:00
|
|
|
SDOperand BitsC = DAG.getConstant(MVT::getSizeInBits(NVT), NVT);
|
|
|
|
SDOperand HLZ = DAG.getNode(ISD::CTLZ, NVT, Hi);
|
2005-08-10 04:20:18 +08:00
|
|
|
SDOperand TopNotZero = DAG.getSetCC(TLI.getSetCCResultTy(), HLZ, BitsC,
|
|
|
|
ISD::SETNE);
|
2005-05-13 03:05:01 +08:00
|
|
|
SDOperand LowPart = DAG.getNode(ISD::CTLZ, NVT, Lo);
|
|
|
|
LowPart = DAG.getNode(ISD::ADD, NVT, LowPart, BitsC);
|
|
|
|
|
|
|
|
Lo = DAG.getNode(ISD::SELECT, NVT, TopNotZero, HLZ, LowPart);
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
case ISD::CTTZ: {
|
|
|
|
// cttz (HL) -> cttz(L) != 32 ? cttz(L) : (cttz(H)+32)
|
2005-05-13 03:27:51 +08:00
|
|
|
ExpandOp(Node->getOperand(0), Lo, Hi);
|
2005-05-13 03:05:01 +08:00
|
|
|
SDOperand BitsC = DAG.getConstant(MVT::getSizeInBits(NVT), NVT);
|
|
|
|
SDOperand LTZ = DAG.getNode(ISD::CTTZ, NVT, Lo);
|
2005-08-10 04:20:18 +08:00
|
|
|
SDOperand BotNotZero = DAG.getSetCC(TLI.getSetCCResultTy(), LTZ, BitsC,
|
|
|
|
ISD::SETNE);
|
2005-05-13 03:05:01 +08:00
|
|
|
SDOperand HiPart = DAG.getNode(ISD::CTTZ, NVT, Hi);
|
|
|
|
HiPart = DAG.getNode(ISD::ADD, NVT, HiPart, BitsC);
|
|
|
|
|
|
|
|
Lo = DAG.getNode(ISD::SELECT, NVT, BotNotZero, LTZ, HiPart);
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
break;
|
|
|
|
}
|
2005-05-11 12:51:16 +08:00
|
|
|
|
2006-01-26 02:21:52 +08:00
|
|
|
case ISD::VAARG: {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Ch = Node->getOperand(0); // Legalize the chain.
|
|
|
|
SDOperand Ptr = Node->getOperand(1); // Legalize the pointer.
|
2006-01-26 02:21:52 +08:00
|
|
|
Lo = DAG.getVAArg(NVT, Ch, Ptr, Node->getOperand(2));
|
|
|
|
Hi = DAG.getVAArg(NVT, Lo.getValue(1), Ptr, Node->getOperand(2));
|
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
Hi = LegalizeOp(Hi);
|
2006-01-26 02:21:52 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(1), Hi.getValue(1));
|
|
|
|
if (!TLI.isLittleEndian())
|
|
|
|
std::swap(Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::LOAD: {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Ch = Node->getOperand(0); // Legalize the chain.
|
|
|
|
SDOperand Ptr = Node->getOperand(1); // Legalize the pointer.
|
2005-04-28 04:10:01 +08:00
|
|
|
Lo = DAG.getLoad(NVT, Ch, Ptr, Node->getOperand(2));
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
// Increment the pointer to the other half.
|
2005-01-10 03:43:23 +08:00
|
|
|
unsigned IncrementSize = MVT::getSizeInBits(Lo.getValueType())/8;
|
2005-01-07 15:47:09 +08:00
|
|
|
Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
|
|
|
|
getIntPtrConstant(IncrementSize));
|
2006-01-28 13:07:51 +08:00
|
|
|
// FIXME: This creates a bogus srcvalue!
|
2005-04-28 04:10:01 +08:00
|
|
|
Hi = DAG.getLoad(NVT, Ch, Ptr, Node->getOperand(2));
|
2005-01-20 02:02:17 +08:00
|
|
|
|
|
|
|
// Build a factor node to remember that this load is independent of the
|
|
|
|
// other one.
|
|
|
|
SDOperand TF = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
|
|
|
|
Hi.getValue(1));
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(TF));
|
2005-01-07 15:47:09 +08:00
|
|
|
if (!TLI.isLittleEndian())
|
|
|
|
std::swap(Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::AND:
|
|
|
|
case ISD::OR:
|
|
|
|
case ISD::XOR: { // Simple logical operators -> two trivial pieces.
|
|
|
|
SDOperand LL, LH, RL, RH;
|
|
|
|
ExpandOp(Node->getOperand(0), LL, LH);
|
|
|
|
ExpandOp(Node->getOperand(1), RL, RH);
|
|
|
|
Lo = DAG.getNode(Node->getOpcode(), NVT, LL, RL);
|
|
|
|
Hi = DAG.getNode(Node->getOpcode(), NVT, LH, RH);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::SELECT: {
|
2006-01-28 15:39:30 +08:00
|
|
|
SDOperand LL, LH, RL, RH;
|
2005-01-07 15:47:09 +08:00
|
|
|
ExpandOp(Node->getOperand(1), LL, LH);
|
|
|
|
ExpandOp(Node->getOperand(2), RL, RH);
|
2006-01-28 15:39:30 +08:00
|
|
|
Lo = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), LL, RL);
|
|
|
|
Hi = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), LH, RH);
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
}
|
2005-08-11 04:51:12 +08:00
|
|
|
case ISD::SELECT_CC: {
|
|
|
|
SDOperand TL, TH, FL, FH;
|
|
|
|
ExpandOp(Node->getOperand(2), TL, TH);
|
|
|
|
ExpandOp(Node->getOperand(3), FL, FH);
|
|
|
|
Lo = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
|
|
|
|
Node->getOperand(1), TL, FL, Node->getOperand(4));
|
|
|
|
Hi = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
|
|
|
|
Node->getOperand(1), TH, FH, Node->getOperand(4));
|
|
|
|
break;
|
|
|
|
}
|
2005-10-14 01:15:37 +08:00
|
|
|
case ISD::SEXTLOAD: {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Chain = Node->getOperand(0);
|
|
|
|
SDOperand Ptr = Node->getOperand(1);
|
2005-10-14 01:15:37 +08:00
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(Node->getOperand(3))->getVT();
|
|
|
|
|
|
|
|
if (EVT == NVT)
|
|
|
|
Lo = DAG.getLoad(NVT, Chain, Ptr, Node->getOperand(2));
|
|
|
|
else
|
|
|
|
Lo = DAG.getExtLoad(ISD::SEXTLOAD, NVT, Chain, Ptr, Node->getOperand(2),
|
|
|
|
EVT);
|
2005-10-14 05:44:47 +08:00
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Lo.getValue(1)));
|
2005-10-14 05:44:47 +08:00
|
|
|
|
2005-10-14 01:15:37 +08:00
|
|
|
// The high part is obtained by SRA'ing all but one of the bits of the lo
|
|
|
|
// part.
|
|
|
|
unsigned LoSize = MVT::getSizeInBits(Lo.getValueType());
|
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, Lo, DAG.getConstant(LoSize-1,
|
|
|
|
TLI.getShiftAmountTy()));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::ZEXTLOAD: {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Chain = Node->getOperand(0);
|
|
|
|
SDOperand Ptr = Node->getOperand(1);
|
2005-10-14 01:15:37 +08:00
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(Node->getOperand(3))->getVT();
|
|
|
|
|
|
|
|
if (EVT == NVT)
|
|
|
|
Lo = DAG.getLoad(NVT, Chain, Ptr, Node->getOperand(2));
|
|
|
|
else
|
|
|
|
Lo = DAG.getExtLoad(ISD::ZEXTLOAD, NVT, Chain, Ptr, Node->getOperand(2),
|
|
|
|
EVT);
|
2005-10-14 05:44:47 +08:00
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Lo.getValue(1)));
|
2005-10-14 05:44:47 +08:00
|
|
|
|
2005-10-14 01:15:37 +08:00
|
|
|
// The high part is just a zero.
|
2006-01-28 13:07:51 +08:00
|
|
|
Hi = DAG.getConstant(0, NVT);
|
2005-10-14 05:44:47 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::EXTLOAD: {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Chain = Node->getOperand(0);
|
|
|
|
SDOperand Ptr = Node->getOperand(1);
|
2005-10-14 05:44:47 +08:00
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(Node->getOperand(3))->getVT();
|
|
|
|
|
|
|
|
if (EVT == NVT)
|
|
|
|
Lo = DAG.getLoad(NVT, Chain, Ptr, Node->getOperand(2));
|
|
|
|
else
|
|
|
|
Lo = DAG.getExtLoad(ISD::EXTLOAD, NVT, Chain, Ptr, Node->getOperand(2),
|
|
|
|
EVT);
|
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Lo.getValue(1)));
|
2005-10-14 05:44:47 +08:00
|
|
|
|
|
|
|
// The high part is undefined.
|
2006-01-28 13:07:51 +08:00
|
|
|
Hi = DAG.getNode(ISD::UNDEF, NVT);
|
2005-10-14 01:15:37 +08:00
|
|
|
break;
|
|
|
|
}
|
2006-01-28 13:07:51 +08:00
|
|
|
case ISD::ANY_EXTEND:
|
2005-09-02 08:18:10 +08:00
|
|
|
// The low part is any extension of the input (which degenerates to a copy).
|
2006-01-28 13:07:51 +08:00
|
|
|
Lo = DAG.getNode(ISD::ANY_EXTEND, NVT, Node->getOperand(0));
|
2005-09-02 08:18:10 +08:00
|
|
|
// The high part is undefined.
|
|
|
|
Hi = DAG.getNode(ISD::UNDEF, NVT);
|
|
|
|
break;
|
2005-01-07 15:47:09 +08:00
|
|
|
case ISD::SIGN_EXTEND: {
|
|
|
|
// The low part is just a sign extension of the input (which degenerates to
|
|
|
|
// a copy).
|
2006-01-28 13:07:51 +08:00
|
|
|
Lo = DAG.getNode(ISD::SIGN_EXTEND, NVT, Node->getOperand(0));
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
// The high part is obtained by SRA'ing all but one of the bits of the lo
|
|
|
|
// part.
|
2005-01-13 02:19:52 +08:00
|
|
|
unsigned LoSize = MVT::getSizeInBits(Lo.getValueType());
|
2006-01-28 13:07:51 +08:00
|
|
|
Hi = DAG.getNode(ISD::SRA, NVT, Lo,
|
|
|
|
DAG.getConstant(LoSize-1, TLI.getShiftAmountTy()));
|
2005-01-07 15:47:09 +08:00
|
|
|
break;
|
|
|
|
}
|
2006-01-28 13:07:51 +08:00
|
|
|
case ISD::ZERO_EXTEND:
|
2005-01-07 15:47:09 +08:00
|
|
|
// The low part is just a zero extension of the input (which degenerates to
|
|
|
|
// a copy).
|
2006-01-28 13:07:51 +08:00
|
|
|
Lo = DAG.getNode(ISD::ZERO_EXTEND, NVT, Node->getOperand(0));
|
2005-04-22 06:36:52 +08:00
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
// The high part is just a zero.
|
|
|
|
Hi = DAG.getConstant(0, NVT);
|
|
|
|
break;
|
2005-12-23 08:16:34 +08:00
|
|
|
|
|
|
|
case ISD::BIT_CONVERT: {
|
|
|
|
SDOperand Tmp = ExpandBIT_CONVERT(Node->getValueType(0),
|
|
|
|
Node->getOperand(0));
|
|
|
|
ExpandOp(Tmp, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
2005-11-21 05:32:07 +08:00
|
|
|
|
2006-01-28 13:07:51 +08:00
|
|
|
case ISD::READCYCLECOUNTER:
|
2005-11-21 06:56:56 +08:00
|
|
|
assert(TLI.getOperationAction(ISD::READCYCLECOUNTER, VT) ==
|
|
|
|
TargetLowering::Custom &&
|
|
|
|
"Must custom expand ReadCycleCounter");
|
2006-01-28 13:07:51 +08:00
|
|
|
Lo = TLI.LowerOperation(Op, DAG);
|
|
|
|
assert(Lo.Val && "Node must be custom expanded!");
|
|
|
|
Hi = Lo.getValue(1);
|
2005-11-21 06:56:56 +08:00
|
|
|
AddLegalizedOperand(SDOperand(Node, 1), // Remember we legalized the chain.
|
2006-01-28 13:07:51 +08:00
|
|
|
LegalizeOp(Lo.getValue(2)));
|
2005-11-21 05:32:07 +08:00
|
|
|
break;
|
|
|
|
|
2005-01-09 03:27:05 +08:00
|
|
|
// These operators cannot be expanded directly, emit them as calls to
|
|
|
|
// library functions.
|
|
|
|
case ISD::FP_TO_SINT:
|
2005-07-29 08:33:32 +08:00
|
|
|
if (TLI.getOperationAction(ISD::FP_TO_SINT, VT) == TargetLowering::Custom) {
|
2005-07-30 09:40:57 +08:00
|
|
|
SDOperand Op;
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Expand: assert(0 && "cannot expand FP!");
|
2006-01-28 13:07:51 +08:00
|
|
|
case Legal: Op = LegalizeOp(Node->getOperand(0)); break;
|
|
|
|
case Promote: Op = PromoteOp (Node->getOperand(0)); break;
|
2005-07-30 09:40:57 +08:00
|
|
|
}
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-07-30 09:40:57 +08:00
|
|
|
Op = TLI.LowerOperation(DAG.getNode(ISD::FP_TO_SINT, VT, Op), DAG);
|
|
|
|
|
2005-07-29 08:33:32 +08:00
|
|
|
// Now that the custom expander is done, expand the result, which is still
|
|
|
|
// VT.
|
2005-08-26 08:14:16 +08:00
|
|
|
if (Op.Val) {
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
2005-07-29 08:33:32 +08:00
|
|
|
}
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-01-09 03:27:05 +08:00
|
|
|
if (Node->getOperand(0).getValueType() == MVT::f32)
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__fixsfdi", Node, Hi);
|
2005-01-09 03:27:05 +08:00
|
|
|
else
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__fixdfdi", Node, Hi);
|
2005-01-09 03:27:05 +08:00
|
|
|
break;
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-01-09 03:27:05 +08:00
|
|
|
case ISD::FP_TO_UINT:
|
2005-07-29 08:33:32 +08:00
|
|
|
if (TLI.getOperationAction(ISD::FP_TO_UINT, VT) == TargetLowering::Custom) {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Op;
|
|
|
|
switch (getTypeAction(Node->getOperand(0).getValueType())) {
|
|
|
|
case Expand: assert(0 && "cannot expand FP!");
|
|
|
|
case Legal: Op = LegalizeOp(Node->getOperand(0)); break;
|
|
|
|
case Promote: Op = PromoteOp (Node->getOperand(0)); break;
|
|
|
|
}
|
|
|
|
|
|
|
|
Op = TLI.LowerOperation(DAG.getNode(ISD::FP_TO_UINT, VT, Op), DAG);
|
|
|
|
|
|
|
|
// Now that the custom expander is done, expand the result.
|
2005-08-26 08:14:16 +08:00
|
|
|
if (Op.Val) {
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
2005-07-29 08:33:32 +08:00
|
|
|
}
|
2005-07-31 02:33:25 +08:00
|
|
|
|
2005-01-09 03:27:05 +08:00
|
|
|
if (Node->getOperand(0).getValueType() == MVT::f32)
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__fixunssfdi", Node, Hi);
|
2005-01-09 03:27:05 +08:00
|
|
|
else
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__fixunsdfdi", Node, Hi);
|
2005-01-09 03:27:05 +08:00
|
|
|
break;
|
|
|
|
|
2006-01-10 02:31:59 +08:00
|
|
|
case ISD::SHL: {
|
2005-09-01 03:01:53 +08:00
|
|
|
// If the target wants custom lowering, do so.
|
2006-01-21 12:27:00 +08:00
|
|
|
SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
|
2005-09-01 03:01:53 +08:00
|
|
|
if (TLI.getOperationAction(ISD::SHL, VT) == TargetLowering::Custom) {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Op = DAG.getNode(ISD::SHL, VT, Node->getOperand(0), ShiftAmt);
|
2005-09-01 03:01:53 +08:00
|
|
|
Op = TLI.LowerOperation(Op, DAG);
|
|
|
|
if (Op.Val) {
|
|
|
|
// Now that the custom expander is done, expand the result, which is
|
|
|
|
// still VT.
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// If we can emit an efficient shift operation, do so now.
|
2006-01-21 12:27:00 +08:00
|
|
|
if (ExpandShift(ISD::SHL, Node->getOperand(0), ShiftAmt, Lo, Hi))
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2005-04-02 11:38:53 +08:00
|
|
|
|
|
|
|
// If this target supports SHL_PARTS, use it.
|
2006-01-10 02:31:59 +08:00
|
|
|
TargetLowering::LegalizeAction Action =
|
|
|
|
TLI.getOperationAction(ISD::SHL_PARTS, NVT);
|
|
|
|
if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
|
|
|
|
Action == TargetLowering::Custom) {
|
2006-01-21 12:27:00 +08:00
|
|
|
ExpandShiftParts(ISD::SHL_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
|
2005-04-02 11:38:53 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// Otherwise, emit a libcall.
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__ashldi3", Node, Hi);
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2006-01-10 02:31:59 +08:00
|
|
|
}
|
2005-01-19 12:19:40 +08:00
|
|
|
|
2006-01-10 02:31:59 +08:00
|
|
|
case ISD::SRA: {
|
2005-09-01 03:01:53 +08:00
|
|
|
// If the target wants custom lowering, do so.
|
2006-01-21 12:27:00 +08:00
|
|
|
SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
|
2005-09-01 03:01:53 +08:00
|
|
|
if (TLI.getOperationAction(ISD::SRA, VT) == TargetLowering::Custom) {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Op = DAG.getNode(ISD::SRA, VT, Node->getOperand(0), ShiftAmt);
|
2005-09-01 03:01:53 +08:00
|
|
|
Op = TLI.LowerOperation(Op, DAG);
|
|
|
|
if (Op.Val) {
|
|
|
|
// Now that the custom expander is done, expand the result, which is
|
|
|
|
// still VT.
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// If we can emit an efficient shift operation, do so now.
|
2006-01-21 12:27:00 +08:00
|
|
|
if (ExpandShift(ISD::SRA, Node->getOperand(0), ShiftAmt, Lo, Hi))
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2005-04-02 11:38:53 +08:00
|
|
|
|
|
|
|
// If this target supports SRA_PARTS, use it.
|
2006-01-10 02:31:59 +08:00
|
|
|
TargetLowering::LegalizeAction Action =
|
|
|
|
TLI.getOperationAction(ISD::SRA_PARTS, NVT);
|
|
|
|
if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
|
|
|
|
Action == TargetLowering::Custom) {
|
2006-01-21 12:27:00 +08:00
|
|
|
ExpandShiftParts(ISD::SRA_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
|
2005-04-02 11:38:53 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// Otherwise, emit a libcall.
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__ashrdi3", Node, Hi);
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2006-01-10 02:31:59 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
case ISD::SRL: {
|
2005-09-01 03:01:53 +08:00
|
|
|
// If the target wants custom lowering, do so.
|
2006-01-21 12:27:00 +08:00
|
|
|
SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
|
2005-09-01 03:01:53 +08:00
|
|
|
if (TLI.getOperationAction(ISD::SRL, VT) == TargetLowering::Custom) {
|
2006-01-28 13:07:51 +08:00
|
|
|
SDOperand Op = DAG.getNode(ISD::SRL, VT, Node->getOperand(0), ShiftAmt);
|
2005-09-01 03:01:53 +08:00
|
|
|
Op = TLI.LowerOperation(Op, DAG);
|
|
|
|
if (Op.Val) {
|
|
|
|
// Now that the custom expander is done, expand the result, which is
|
|
|
|
// still VT.
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// If we can emit an efficient shift operation, do so now.
|
2006-01-21 12:27:00 +08:00
|
|
|
if (ExpandShift(ISD::SRL, Node->getOperand(0), ShiftAmt, Lo, Hi))
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2005-04-02 11:38:53 +08:00
|
|
|
|
|
|
|
// If this target supports SRL_PARTS, use it.
|
2006-01-10 02:31:59 +08:00
|
|
|
TargetLowering::LegalizeAction Action =
|
|
|
|
TLI.getOperationAction(ISD::SRL_PARTS, NVT);
|
|
|
|
if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
|
|
|
|
Action == TargetLowering::Custom) {
|
2006-01-21 12:27:00 +08:00
|
|
|
ExpandShiftParts(ISD::SRL_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
|
2005-04-02 11:38:53 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-01-19 12:19:40 +08:00
|
|
|
// Otherwise, emit a libcall.
|
2005-01-21 14:05:23 +08:00
|
|
|
Lo = ExpandLibCall("__lshrdi3", Node, Hi);
|
2005-01-19 12:19:40 +08:00
|
|
|
break;
|
2006-01-10 02:31:59 +08:00
|
|
|
}
|
2005-01-19 12:19:40 +08:00
|
|
|
|
2005-04-22 06:36:52 +08:00
|
|
|
case ISD::ADD:
|
2006-01-28 13:07:51 +08:00
|
|
|
case ISD::SUB: {
|
|
|
|
// If the target wants to custom expand this, let them.
|
|
|
|
if (TLI.getOperationAction(Node->getOpcode(), VT) ==
|
|
|
|
TargetLowering::Custom) {
|
|
|
|
Op = TLI.LowerOperation(Op, DAG);
|
|
|
|
if (Op.Val) {
|
|
|
|
ExpandOp(Op, Lo, Hi);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// Expand the subcomponents.
|
|
|
|
SDOperand LHSL, LHSH, RHSL, RHSH;
|
|
|
|
ExpandOp(Node->getOperand(0), LHSL, LHSH);
|
|
|
|
ExpandOp(Node->getOperand(1), RHSL, RHSH);
|
2006-02-17 13:43:56 +08:00
|
|
|
std::vector<MVT::ValueType> VTs;
|
|
|
|
std::vector<SDOperand> LoOps, HiOps;
|
|
|
|
VTs.push_back(LHSL.getValueType());
|
|
|
|
VTs.push_back(MVT::Flag);
|
|
|
|
LoOps.push_back(LHSL);
|
|
|
|
LoOps.push_back(RHSL);
|
|
|
|
HiOps.push_back(LHSH);
|
|
|
|
HiOps.push_back(RHSH);
|
|
|
|
if (Node->getOpcode() == ISD::ADD) {
|
|
|
|
Lo = DAG.getNode(ISD::ADDC, VTs, LoOps);
|
|
|
|
HiOps.push_back(Lo.getValue(1));
|
|
|
|
Hi = DAG.getNode(ISD::ADDE, VTs, HiOps);
|
|
|
|
} else {
|
|
|
|
Lo = DAG.getNode(ISD::SUBC, VTs, LoOps);
|
|
|
|
HiOps.push_back(Lo.getValue(1));
|
|
|
|
Hi = DAG.getNode(ISD::SUBE, VTs, HiOps);
|
|
|
|
}
|
2005-01-21 02:52:28 +08:00
|
|
|
break;
|
2006-01-28 13:07:51 +08:00
|
|
|
}
|
2005-04-11 11:01:51 +08:00
|
|
|
case ISD::MUL: {
|
2005-08-25 00:35:28 +08:00
|
|
|
if (TLI.isOperationLegal(ISD::MULHU, NVT)) {
|
2005-04-11 11:01:51 +08:00
|
|
|
SDOperand LL, LH, RL, RH;
|
|
|
|
ExpandOp(Node->getOperand(0), LL, LH);
|
|
|
|
ExpandOp(Node->getOperand(1), RL, RH);
|
Add support for AssertSext and AssertZext, folding other extensions with
them. This allows for elminination of redundant extends in the entry
blocks of functions on PowerPC.
Add support for i32 x i32 -> i64 multiplies, by recognizing when the inputs
to ISD::MUL in ExpandOp are actually just extended i32 values and not real
i64 values. this allows us to codegen
int mulhs(int a, int b) { return ((long long)a * b) >> 32; }
as:
_mulhs:
mulhw r3, r4, r3
blr
instead of:
_mulhs:
mulhwu r2, r4, r3
srawi r5, r3, 31
mullw r5, r4, r5
add r2, r2, r5
srawi r4, r4, 31
mullw r3, r4, r3
add r3, r2, r3
blr
with a similar improvement on x86.
llvm-svn: 23147
2005-08-30 10:44:00 +08:00
|
|
|
unsigned SH = MVT::getSizeInBits(RH.getValueType())-1;
|
|
|
|
// MULHS implicitly sign extends its inputs. Check to see if ExpandOp
|
|
|
|
// extended the sign bit of the low half through the upper half, and if so
|
|
|
|
// emit a MULHS instead of the alternate sequence that is valid for any
|
|
|
|
// i64 x i64 multiply.
|
|
|
|
if (TLI.isOperationLegal(ISD::MULHS, NVT) &&
|
|
|
|
// is RH an extension of the sign bit of RL?
|
|
|
|
RH.getOpcode() == ISD::SRA && RH.getOperand(0) == RL &&
|
|
|
|
RH.getOperand(1).getOpcode() == ISD::Constant &&
|
|
|
|
cast<ConstantSDNode>(RH.getOperand(1))->getValue() == SH &&
|
|
|
|
// is LH an extension of the sign bit of LL?
|
|
|
|
LH.getOpcode() == ISD::SRA && LH.getOperand(0) == LL &&
|
|
|
|
LH.getOperand(1).getOpcode() == ISD::Constant &&
|
|
|
|
cast<ConstantSDNode>(LH.getOperand(1))->getValue() == SH) {
|
|
|
|
Hi = DAG.getNode(ISD::MULHS, NVT, LL, RL);
|
|
|
|
} else {
|
|
|
|
Hi = DAG.getNode(ISD::MULHU, NVT, LL, RL);
|
|
|
|
RH = DAG.getNode(ISD::MUL, NVT, LL, RH);
|
|
|
|
LH = DAG.getNode(ISD::MUL, NVT, LH, RL);
|
|
|
|
Hi = DAG.getNode(ISD::ADD, NVT, Hi, RH);
|
|
|
|
Hi = DAG.getNode(ISD::ADD, NVT, Hi, LH);
|
|
|
|
}
|
2005-04-11 11:01:51 +08:00
|
|
|
Lo = DAG.getNode(ISD::MUL, NVT, LL, RL);
|
|
|
|
} else {
|
2006-01-28 12:28:26 +08:00
|
|
|
Lo = ExpandLibCall("__muldi3" , Node, Hi);
|
2005-04-11 11:01:51 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
2005-01-21 14:05:23 +08:00
|
|
|
case ISD::SDIV: Lo = ExpandLibCall("__divdi3" , Node, Hi); break;
|
|
|
|
case ISD::UDIV: Lo = ExpandLibCall("__udivdi3", Node, Hi); break;
|
|
|
|
case ISD::SREM: Lo = ExpandLibCall("__moddi3" , Node, Hi); break;
|
|
|
|
case ISD::UREM: Lo = ExpandLibCall("__umoddi3", Node, Hi); break;
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|
2005-12-22 02:02:52 +08:00
|
|
|
// Make sure the resultant values have been legalized themselves, unless this
|
|
|
|
// is a type that requires multi-step expansion.
|
|
|
|
if (getTypeAction(NVT) != Expand && NVT != MVT::isVoid) {
|
|
|
|
Lo = LegalizeOp(Lo);
|
|
|
|
Hi = LegalizeOp(Hi);
|
|
|
|
}
|
2006-01-10 02:31:59 +08:00
|
|
|
|
|
|
|
// Remember in a map if the values will be reused later.
|
|
|
|
bool isNew =
|
|
|
|
ExpandedNodes.insert(std::make_pair(Op, std::make_pair(Lo, Hi))).second;
|
|
|
|
assert(isNew && "Value already expanded?!?");
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|
2006-03-18 09:44:44 +08:00
|
|
|
/// SplitVectorOp - Given an operand of MVT::Vector type, break it down into
|
|
|
|
/// two smaller values of MVT::Vector type.
|
|
|
|
void SelectionDAGLegalize::SplitVectorOp(SDOperand Op, SDOperand &Lo,
|
|
|
|
SDOperand &Hi) {
|
|
|
|
assert(Op.getValueType() == MVT::Vector && "Cannot split non-vector type!");
|
|
|
|
SDNode *Node = Op.Val;
|
|
|
|
unsigned NumElements = cast<ConstantSDNode>(*(Node->op_end()-2))->getValue();
|
|
|
|
assert(NumElements > 1 && "Cannot split a single element vector!");
|
|
|
|
unsigned NewNumElts = NumElements/2;
|
|
|
|
SDOperand NewNumEltsNode = DAG.getConstant(NewNumElts, MVT::i32);
|
|
|
|
SDOperand TypeNode = *(Node->op_end()-1);
|
|
|
|
|
|
|
|
// See if we already split it.
|
|
|
|
std::map<SDOperand, std::pair<SDOperand, SDOperand> >::iterator I
|
|
|
|
= SplitNodes.find(Op);
|
|
|
|
if (I != SplitNodes.end()) {
|
|
|
|
Lo = I->second.first;
|
|
|
|
Hi = I->second.second;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (Node->getOpcode()) {
|
2006-03-24 05:16:34 +08:00
|
|
|
default: Node->dump(); assert(0 && "Unknown vector operation!");
|
2006-03-19 08:52:58 +08:00
|
|
|
case ISD::VBUILD_VECTOR: {
|
2006-03-18 09:44:44 +08:00
|
|
|
std::vector<SDOperand> LoOps(Node->op_begin(), Node->op_begin()+NewNumElts);
|
|
|
|
LoOps.push_back(NewNumEltsNode);
|
|
|
|
LoOps.push_back(TypeNode);
|
2006-03-19 08:52:58 +08:00
|
|
|
Lo = DAG.getNode(ISD::VBUILD_VECTOR, MVT::Vector, LoOps);
|
2006-03-18 09:44:44 +08:00
|
|
|
|
|
|
|
std::vector<SDOperand> HiOps(Node->op_begin()+NewNumElts, Node->op_end()-2);
|
|
|
|
HiOps.push_back(NewNumEltsNode);
|
|
|
|
HiOps.push_back(TypeNode);
|
2006-03-19 08:52:58 +08:00
|
|
|
Hi = DAG.getNode(ISD::VBUILD_VECTOR, MVT::Vector, HiOps);
|
2006-03-18 09:44:44 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::VADD:
|
|
|
|
case ISD::VSUB:
|
|
|
|
case ISD::VMUL:
|
|
|
|
case ISD::VSDIV:
|
|
|
|
case ISD::VUDIV:
|
|
|
|
case ISD::VAND:
|
|
|
|
case ISD::VOR:
|
|
|
|
case ISD::VXOR: {
|
|
|
|
SDOperand LL, LH, RL, RH;
|
|
|
|
SplitVectorOp(Node->getOperand(0), LL, LH);
|
|
|
|
SplitVectorOp(Node->getOperand(1), RL, RH);
|
|
|
|
|
|
|
|
Lo = DAG.getNode(Node->getOpcode(), MVT::Vector, LL, RL,
|
|
|
|
NewNumEltsNode, TypeNode);
|
|
|
|
Hi = DAG.getNode(Node->getOpcode(), MVT::Vector, LH, RH,
|
|
|
|
NewNumEltsNode, TypeNode);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ISD::VLOAD: {
|
|
|
|
SDOperand Ch = Node->getOperand(0); // Legalize the chain.
|
|
|
|
SDOperand Ptr = Node->getOperand(1); // Legalize the pointer.
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(TypeNode)->getVT();
|
|
|
|
|
|
|
|
Lo = DAG.getVecLoad(NewNumElts, EVT, Ch, Ptr, Node->getOperand(2));
|
|
|
|
unsigned IncrementSize = NewNumElts * MVT::getSizeInBits(EVT)/8;
|
|
|
|
Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
|
|
|
|
getIntPtrConstant(IncrementSize));
|
|
|
|
// FIXME: This creates a bogus srcvalue!
|
|
|
|
Hi = DAG.getVecLoad(NewNumElts, EVT, Ch, Ptr, Node->getOperand(2));
|
|
|
|
|
|
|
|
// Build a factor node to remember that this load is independent of the
|
|
|
|
// other one.
|
|
|
|
SDOperand TF = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
|
|
|
|
Hi.getValue(1));
|
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(TF));
|
|
|
|
break;
|
|
|
|
}
|
2006-03-24 05:16:34 +08:00
|
|
|
case ISD::VBIT_CONVERT: {
|
|
|
|
// We know the result is a vector. The input may be either a vector or a
|
|
|
|
// scalar value.
|
|
|
|
if (Op.getOperand(0).getValueType() != MVT::Vector) {
|
|
|
|
// Lower to a store/load. FIXME: this could be improved probably.
|
|
|
|
SDOperand Ptr = CreateStackTemporary(Op.getOperand(0).getValueType());
|
|
|
|
|
|
|
|
SDOperand St = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
|
|
|
|
Op.getOperand(0), Ptr, DAG.getSrcValue(0));
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(TypeNode)->getVT();
|
|
|
|
St = DAG.getVecLoad(NumElements, EVT, St, Ptr, DAG.getSrcValue(0));
|
|
|
|
SplitVectorOp(St, Lo, Hi);
|
|
|
|
} else {
|
|
|
|
// If the input is a vector type, we have to either scalarize it, pack it
|
|
|
|
// or convert it based on whether the input vector type is legal.
|
|
|
|
SDNode *InVal = Node->getOperand(0).Val;
|
|
|
|
unsigned NumElems =
|
|
|
|
cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// If the input is from a single element vector, scalarize the vector,
|
|
|
|
// then treat like a scalar.
|
|
|
|
if (NumElems == 1) {
|
|
|
|
SDOperand Scalar = PackVectorOp(Op.getOperand(0), EVT);
|
|
|
|
Scalar = DAG.getNode(ISD::VBIT_CONVERT, MVT::Vector, Scalar,
|
|
|
|
Op.getOperand(1), Op.getOperand(2));
|
|
|
|
SplitVectorOp(Scalar, Lo, Hi);
|
|
|
|
} else {
|
|
|
|
// Split the input vector.
|
|
|
|
SplitVectorOp(Op.getOperand(0), Lo, Hi);
|
|
|
|
|
|
|
|
// Convert each of the pieces now.
|
|
|
|
Lo = DAG.getNode(ISD::VBIT_CONVERT, MVT::Vector, Lo,
|
|
|
|
NewNumEltsNode, TypeNode);
|
|
|
|
Hi = DAG.getNode(ISD::VBIT_CONVERT, MVT::Vector, Hi,
|
|
|
|
NewNumEltsNode, TypeNode);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2006-03-18 09:44:44 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
// Remember in a map if the values will be reused later.
|
|
|
|
bool isNew =
|
|
|
|
SplitNodes.insert(std::make_pair(Op, std::make_pair(Lo, Hi))).second;
|
|
|
|
assert(isNew && "Value already expanded?!?");
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/// PackVectorOp - Given an operand of MVT::Vector type, convert it into the
|
|
|
|
/// equivalent operation that returns a scalar (e.g. F32) or packed value
|
|
|
|
/// (e.g. MVT::V4F32). When this is called, we know that PackedVT is the right
|
|
|
|
/// type for the result.
|
|
|
|
SDOperand SelectionDAGLegalize::PackVectorOp(SDOperand Op,
|
|
|
|
MVT::ValueType NewVT) {
|
|
|
|
assert(Op.getValueType() == MVT::Vector && "Bad PackVectorOp invocation!");
|
|
|
|
SDNode *Node = Op.Val;
|
|
|
|
|
|
|
|
// See if we already packed it.
|
|
|
|
std::map<SDOperand, SDOperand>::iterator I = PackedNodes.find(Op);
|
|
|
|
if (I != PackedNodes.end()) return I->second;
|
|
|
|
|
|
|
|
SDOperand Result;
|
|
|
|
switch (Node->getOpcode()) {
|
2006-03-19 09:17:20 +08:00
|
|
|
default:
|
|
|
|
Node->dump(); std::cerr << "\n";
|
|
|
|
assert(0 && "Unknown vector operation in PackVectorOp!");
|
2006-03-18 09:44:44 +08:00
|
|
|
case ISD::VADD:
|
|
|
|
case ISD::VSUB:
|
|
|
|
case ISD::VMUL:
|
|
|
|
case ISD::VSDIV:
|
|
|
|
case ISD::VUDIV:
|
|
|
|
case ISD::VAND:
|
|
|
|
case ISD::VOR:
|
|
|
|
case ISD::VXOR:
|
|
|
|
Result = DAG.getNode(getScalarizedOpcode(Node->getOpcode(), NewVT),
|
|
|
|
NewVT,
|
|
|
|
PackVectorOp(Node->getOperand(0), NewVT),
|
|
|
|
PackVectorOp(Node->getOperand(1), NewVT));
|
|
|
|
break;
|
|
|
|
case ISD::VLOAD: {
|
2006-03-19 08:07:49 +08:00
|
|
|
SDOperand Ch = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
|
|
|
|
SDOperand Ptr = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
|
2006-03-18 09:44:44 +08:00
|
|
|
|
2006-03-19 08:07:49 +08:00
|
|
|
Result = DAG.getLoad(NewVT, Ch, Ptr, Node->getOperand(2));
|
2006-03-18 09:44:44 +08:00
|
|
|
|
|
|
|
// Remember that we legalized the chain.
|
|
|
|
AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
|
|
|
|
break;
|
|
|
|
}
|
2006-03-19 08:52:58 +08:00
|
|
|
case ISD::VBUILD_VECTOR:
|
2006-03-31 10:06:56 +08:00
|
|
|
if (Node->getOperand(0).getValueType() == NewVT) {
|
2006-03-19 08:52:58 +08:00
|
|
|
// Returning a scalar?
|
2006-03-18 09:44:44 +08:00
|
|
|
Result = Node->getOperand(0);
|
|
|
|
} else {
|
2006-03-19 08:52:58 +08:00
|
|
|
// Returning a BUILD_VECTOR?
|
2006-04-08 13:34:25 +08:00
|
|
|
|
|
|
|
// If all elements of the build_vector are undefs, return an undef.
|
|
|
|
bool AllUndef = true;
|
|
|
|
for (unsigned i = 0, e = Node->getNumOperands()-2; i != e; ++i)
|
|
|
|
if (Node->getOperand(i).getOpcode() != ISD::UNDEF) {
|
|
|
|
AllUndef = false;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (AllUndef) {
|
|
|
|
Result = DAG.getNode(ISD::UNDEF, NewVT);
|
|
|
|
} else {
|
|
|
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end()-2);
|
|
|
|
Result = DAG.getNode(ISD::BUILD_VECTOR, NewVT, Ops);
|
|
|
|
}
|
2006-03-18 09:44:44 +08:00
|
|
|
}
|
|
|
|
break;
|
2006-03-19 09:17:20 +08:00
|
|
|
case ISD::VINSERT_VECTOR_ELT:
|
|
|
|
if (!MVT::isVector(NewVT)) {
|
|
|
|
// Returning a scalar? Must be the inserted element.
|
|
|
|
Result = Node->getOperand(1);
|
|
|
|
} else {
|
|
|
|
Result = DAG.getNode(ISD::INSERT_VECTOR_ELT, NewVT,
|
|
|
|
PackVectorOp(Node->getOperand(0), NewVT),
|
|
|
|
Node->getOperand(1), Node->getOperand(2));
|
|
|
|
}
|
|
|
|
break;
|
2006-03-29 04:24:43 +08:00
|
|
|
case ISD::VVECTOR_SHUFFLE:
|
|
|
|
if (!MVT::isVector(NewVT)) {
|
|
|
|
// Returning a scalar? Figure out if it is the LHS or RHS and return it.
|
|
|
|
SDOperand EltNum = Node->getOperand(2).getOperand(0);
|
|
|
|
if (cast<ConstantSDNode>(EltNum)->getValue())
|
|
|
|
Result = PackVectorOp(Node->getOperand(1), NewVT);
|
|
|
|
else
|
|
|
|
Result = PackVectorOp(Node->getOperand(0), NewVT);
|
|
|
|
} else {
|
|
|
|
// Otherwise, return a VECTOR_SHUFFLE node. First convert the index
|
|
|
|
// vector from a VBUILD_VECTOR to a BUILD_VECTOR.
|
|
|
|
std::vector<SDOperand> BuildVecIdx(Node->getOperand(2).Val->op_begin(),
|
|
|
|
Node->getOperand(2).Val->op_end()-2);
|
|
|
|
MVT::ValueType BVT = MVT::getIntVectorWithNumElements(BuildVecIdx.size());
|
|
|
|
SDOperand BV = DAG.getNode(ISD::BUILD_VECTOR, BVT, BuildVecIdx);
|
|
|
|
|
|
|
|
Result = DAG.getNode(ISD::VECTOR_SHUFFLE, NewVT,
|
|
|
|
PackVectorOp(Node->getOperand(0), NewVT),
|
|
|
|
PackVectorOp(Node->getOperand(1), NewVT), BV);
|
|
|
|
}
|
|
|
|
break;
|
2006-03-23 04:09:35 +08:00
|
|
|
case ISD::VBIT_CONVERT:
|
|
|
|
if (Op.getOperand(0).getValueType() != MVT::Vector)
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, NewVT, Op.getOperand(0));
|
|
|
|
else {
|
|
|
|
// If the input is a vector type, we have to either scalarize it, pack it
|
|
|
|
// or convert it based on whether the input vector type is legal.
|
|
|
|
SDNode *InVal = Node->getOperand(0).Val;
|
|
|
|
unsigned NumElems =
|
|
|
|
cast<ConstantSDNode>(*(InVal->op_end()-2))->getValue();
|
|
|
|
MVT::ValueType EVT = cast<VTSDNode>(*(InVal->op_end()-1))->getVT();
|
|
|
|
|
|
|
|
// Figure out if there is a Packed type corresponding to this Vector
|
|
|
|
// type. If so, convert to the packed type.
|
|
|
|
MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
|
|
|
|
if (TVT != MVT::Other && TLI.isTypeLegal(TVT)) {
|
|
|
|
// Turn this into a bit convert of the packed input.
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, NewVT,
|
|
|
|
PackVectorOp(Node->getOperand(0), TVT));
|
|
|
|
break;
|
|
|
|
} else if (NumElems == 1) {
|
|
|
|
// Turn this into a bit convert of the scalar input.
|
|
|
|
Result = DAG.getNode(ISD::BIT_CONVERT, NewVT,
|
|
|
|
PackVectorOp(Node->getOperand(0), EVT));
|
|
|
|
break;
|
|
|
|
} else {
|
|
|
|
// FIXME: UNIMP!
|
|
|
|
assert(0 && "Cast from unsupported vector type not implemented yet!");
|
|
|
|
}
|
|
|
|
}
|
2006-04-11 02:54:36 +08:00
|
|
|
break;
|
2006-04-09 06:22:57 +08:00
|
|
|
case ISD::VSELECT:
|
|
|
|
Result = DAG.getNode(ISD::SELECT, NewVT, Op.getOperand(0),
|
|
|
|
PackVectorOp(Op.getOperand(1), NewVT),
|
|
|
|
PackVectorOp(Op.getOperand(2), NewVT));
|
|
|
|
break;
|
2006-03-18 09:44:44 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (TLI.isTypeLegal(NewVT))
|
|
|
|
Result = LegalizeOp(Result);
|
|
|
|
bool isNew = PackedNodes.insert(std::make_pair(Op, Result)).second;
|
|
|
|
assert(isNew && "Value already packed?");
|
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
|
|
|
|
// SelectionDAG::Legalize - This is the entry point for the file.
|
|
|
|
//
|
2005-01-23 12:42:50 +08:00
|
|
|
void SelectionDAG::Legalize() {
|
2006-04-02 11:07:27 +08:00
|
|
|
if (ViewLegalizeDAGs) viewGraph();
|
|
|
|
|
2005-01-07 15:47:09 +08:00
|
|
|
/// run - This is the main entry point to this class.
|
|
|
|
///
|
2006-01-28 15:39:30 +08:00
|
|
|
SelectionDAGLegalize(*this).LegalizeDAG();
|
2005-01-07 15:47:09 +08:00
|
|
|
}
|
|
|
|
|