2006-05-15 06:18:28 +08:00
|
|
|
//===-- ARMTargetMachine.cpp - Define TargetMachine for ARM ---------------===//
|
|
|
|
|
//
|
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
|
//
|
2007-12-30 04:36:04 +08:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
2006-05-15 06:18:28 +08:00
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
#include "ARM.h"
|
2014-03-23 07:51:00 +08:00
|
|
|
#include "ARMTargetMachine.h"
|
2012-12-04 00:50:05 +08:00
|
|
|
#include "ARMFrameLowering.h"
|
2007-05-16 10:01:49 +08:00
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2011-09-28 06:14:12 +08:00
|
|
|
#include "llvm/MC/MCAsmInfo.h"
|
2012-12-04 00:50:05 +08:00
|
|
|
#include "llvm/PassManager.h"
|
2010-12-06 06:04:16 +08:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2009-07-15 04:18:05 +08:00
|
|
|
#include "llvm/Support/FormattedStream.h"
|
2011-08-25 02:08:43 +08:00
|
|
|
#include "llvm/Support/TargetRegistry.h"
|
2007-01-19 15:51:42 +08:00
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2011-10-18 01:17:43 +08:00
|
|
|
#include "llvm/Transforms/Scalar.h"
|
2006-05-15 06:18:28 +08:00
|
|
|
using namespace llvm;
|
|
|
|
|
|
2013-03-16 02:28:25 +08:00
|
|
|
static cl::opt<bool>
|
|
|
|
|
DisableA15SDOptimization("disable-a15-sd-optimization", cl::Hidden,
|
|
|
|
|
cl::desc("Inhibit optimization of S->D register accesses on A15"),
|
|
|
|
|
cl::init(false));
|
|
|
|
|
|
2014-05-30 18:09:59 +08:00
|
|
|
static cl::opt<bool>
|
|
|
|
|
EnableAtomicTidy("arm-atomic-cfg-tidy", cl::Hidden,
|
|
|
|
|
cl::desc("Run SimplifyCFG after expanding atomic operations"
|
|
|
|
|
" to make use of cmpxchg flow-based information"),
|
|
|
|
|
cl::init(true));
|
|
|
|
|
|
2009-08-11 23:33:49 +08:00
|
|
|
extern "C" void LLVMInitializeARMTarget() {
|
2009-07-25 14:49:55 +08:00
|
|
|
// Register the target.
|
2014-04-01 23:19:30 +08:00
|
|
|
RegisterTargetMachine<ARMLETargetMachine> X(TheARMLETarget);
|
|
|
|
|
RegisterTargetMachine<ARMBETargetMachine> Y(TheARMBETarget);
|
|
|
|
|
RegisterTargetMachine<ThumbLETargetMachine> A(TheThumbLETarget);
|
|
|
|
|
RegisterTargetMachine<ThumbBETargetMachine> B(TheThumbBETarget);
|
2009-07-25 14:49:55 +08:00
|
|
|
}
|
2009-06-17 04:12:29 +08:00
|
|
|
|
2011-12-20 10:50:00 +08:00
|
|
|
|
2007-02-23 11:14:31 +08:00
|
|
|
/// TargetMachine ctor - Create an ARM architecture model.
|
|
|
|
|
///
|
2011-07-19 14:37:02 +08:00
|
|
|
ARMBaseTargetMachine::ARMBaseTargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
2011-12-03 06:16:29 +08:00
|
|
|
const TargetOptions &Options,
|
2011-11-16 16:38:26 +08:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2014-06-27 03:30:02 +08:00
|
|
|
CodeGenOpt::Level OL, bool isLittle)
|
|
|
|
|
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
2014-10-03 08:10:03 +08:00
|
|
|
Subtarget(TT, CPU, FS, *this, isLittle) {
|
2013-12-18 22:18:36 +08:00
|
|
|
|
|
|
|
|
// Default to triple-appropriate float ABI
|
2011-12-03 06:16:29 +08:00
|
|
|
if (Options.FloatABIType == FloatABI::Default)
|
2013-12-18 17:27:33 +08:00
|
|
|
this->Options.FloatABIType =
|
|
|
|
|
Subtarget.isTargetHardFloat() ? FloatABI::Hard : FloatABI::Soft;
|
2008-10-31 00:10:54 +08:00
|
|
|
}
|
2006-05-15 06:18:28 +08:00
|
|
|
|
Switch TargetTransformInfo from an immutable analysis pass that requires
a TargetMachine to construct (and thus isn't always available), to an
analysis group that supports layered implementations much like
AliasAnalysis does. This is a pretty massive change, with a few parts
that I was unable to easily separate (sorry), so I'll walk through it.
The first step of this conversion was to make TargetTransformInfo an
analysis group, and to sink the nonce implementations in
ScalarTargetTransformInfo and VectorTargetTranformInfo into
a NoTargetTransformInfo pass. This allows other passes to add a hard
requirement on TTI, and assume they will always get at least on
implementation.
The TargetTransformInfo analysis group leverages the delegation chaining
trick that AliasAnalysis uses, where the base class for the analysis
group delegates to the previous analysis *pass*, allowing all but tho
NoFoo analysis passes to only implement the parts of the interfaces they
support. It also introduces a new trick where each pass in the group
retains a pointer to the top-most pass that has been initialized. This
allows passes to implement one API in terms of another API and benefit
when some other pass above them in the stack has more precise results
for the second API.
The second step of this conversion is to create a pass that implements
the TargetTransformInfo analysis using the target-independent
abstractions in the code generator. This replaces the
ScalarTargetTransformImpl and VectorTargetTransformImpl classes in
lib/Target with a single pass in lib/CodeGen called
BasicTargetTransformInfo. This class actually provides most of the TTI
functionality, basing it upon the TargetLowering abstraction and other
information in the target independent code generator.
The third step of the conversion adds support to all TargetMachines to
register custom analysis passes. This allows building those passes with
access to TargetLowering or other target-specific classes, and it also
allows each target to customize the set of analysis passes desired in
the pass manager. The baseline LLVMTargetMachine implements this
interface to add the BasicTTI pass to the pass manager, and all of the
tools that want to support target-aware TTI passes call this routine on
whatever target machine they end up with to add the appropriate passes.
The fourth step of the conversion created target-specific TTI analysis
passes for the X86 and ARM backends. These passes contain the custom
logic that was previously in their extensions of the
ScalarTargetTransformInfo and VectorTargetTransformInfo interfaces.
I separated them into their own file, as now all of the interface bits
are private and they just expose a function to create the pass itself.
Then I extended these target machines to set up a custom set of analysis
passes, first adding BasicTTI as a fallback, and then adding their
customized TTI implementations.
The fourth step required logic that was shared between the target
independent layer and the specific targets to move to a different
interface, as they no longer derive from each other. As a consequence,
a helper functions were added to TargetLowering representing the common
logic needed both in the target implementation and the codegen
implementation of the TTI pass. While technically this is the only
change that could have been committed separately, it would have been
a nightmare to extract.
The final step of the conversion was just to delete all the old
boilerplate. This got rid of the ScalarTargetTransformInfo and
VectorTargetTransformInfo classes, all of the support in all of the
targets for producing instances of them, and all of the support in the
tools for manually constructing a pass based around them.
Now that TTI is a relatively normal analysis group, two things become
straightforward. First, we can sink it into lib/Analysis which is a more
natural layer for it to live. Second, clients of this interface can
depend on it *always* being available which will simplify their code and
behavior. These (and other) simplifications will follow in subsequent
commits, this one is clearly big enough.
Finally, I'm very aware that much of the comments and documentation
needs to be updated. As soon as I had this working, and plausibly well
commented, I wanted to get it committed and in front of the build bots.
I'll be doing a few passes over documentation later if it sticks.
Commits to update DragonEgg and Clang will be made presently.
llvm-svn: 171681
2013-01-07 09:37:14 +08:00
|
|
|
void ARMBaseTargetMachine::addAnalysisPasses(PassManagerBase &PM) {
|
2013-01-08 05:12:13 +08:00
|
|
|
// Add first the target-independent BasicTTI pass, then our ARM pass. This
|
|
|
|
|
// allows the ARM pass to delegate to the target independent layer when
|
Switch TargetTransformInfo from an immutable analysis pass that requires
a TargetMachine to construct (and thus isn't always available), to an
analysis group that supports layered implementations much like
AliasAnalysis does. This is a pretty massive change, with a few parts
that I was unable to easily separate (sorry), so I'll walk through it.
The first step of this conversion was to make TargetTransformInfo an
analysis group, and to sink the nonce implementations in
ScalarTargetTransformInfo and VectorTargetTranformInfo into
a NoTargetTransformInfo pass. This allows other passes to add a hard
requirement on TTI, and assume they will always get at least on
implementation.
The TargetTransformInfo analysis group leverages the delegation chaining
trick that AliasAnalysis uses, where the base class for the analysis
group delegates to the previous analysis *pass*, allowing all but tho
NoFoo analysis passes to only implement the parts of the interfaces they
support. It also introduces a new trick where each pass in the group
retains a pointer to the top-most pass that has been initialized. This
allows passes to implement one API in terms of another API and benefit
when some other pass above them in the stack has more precise results
for the second API.
The second step of this conversion is to create a pass that implements
the TargetTransformInfo analysis using the target-independent
abstractions in the code generator. This replaces the
ScalarTargetTransformImpl and VectorTargetTransformImpl classes in
lib/Target with a single pass in lib/CodeGen called
BasicTargetTransformInfo. This class actually provides most of the TTI
functionality, basing it upon the TargetLowering abstraction and other
information in the target independent code generator.
The third step of the conversion adds support to all TargetMachines to
register custom analysis passes. This allows building those passes with
access to TargetLowering or other target-specific classes, and it also
allows each target to customize the set of analysis passes desired in
the pass manager. The baseline LLVMTargetMachine implements this
interface to add the BasicTTI pass to the pass manager, and all of the
tools that want to support target-aware TTI passes call this routine on
whatever target machine they end up with to add the appropriate passes.
The fourth step of the conversion created target-specific TTI analysis
passes for the X86 and ARM backends. These passes contain the custom
logic that was previously in their extensions of the
ScalarTargetTransformInfo and VectorTargetTransformInfo interfaces.
I separated them into their own file, as now all of the interface bits
are private and they just expose a function to create the pass itself.
Then I extended these target machines to set up a custom set of analysis
passes, first adding BasicTTI as a fallback, and then adding their
customized TTI implementations.
The fourth step required logic that was shared between the target
independent layer and the specific targets to move to a different
interface, as they no longer derive from each other. As a consequence,
a helper functions were added to TargetLowering representing the common
logic needed both in the target implementation and the codegen
implementation of the TTI pass. While technically this is the only
change that could have been committed separately, it would have been
a nightmare to extract.
The final step of the conversion was just to delete all the old
boilerplate. This got rid of the ScalarTargetTransformInfo and
VectorTargetTransformInfo classes, all of the support in all of the
targets for producing instances of them, and all of the support in the
tools for manually constructing a pass based around them.
Now that TTI is a relatively normal analysis group, two things become
straightforward. First, we can sink it into lib/Analysis which is a more
natural layer for it to live. Second, clients of this interface can
depend on it *always* being available which will simplify their code and
behavior. These (and other) simplifications will follow in subsequent
commits, this one is clearly big enough.
Finally, I'm very aware that much of the comments and documentation
needs to be updated. As soon as I had this working, and plausibly well
commented, I wanted to get it committed and in front of the build bots.
I'll be doing a few passes over documentation later if it sticks.
Commits to update DragonEgg and Clang will be made presently.
llvm-svn: 171681
2013-01-07 09:37:14 +08:00
|
|
|
// appropriate.
|
2013-06-20 04:51:24 +08:00
|
|
|
PM.add(createBasicTargetTransformInfoPass(this));
|
Switch TargetTransformInfo from an immutable analysis pass that requires
a TargetMachine to construct (and thus isn't always available), to an
analysis group that supports layered implementations much like
AliasAnalysis does. This is a pretty massive change, with a few parts
that I was unable to easily separate (sorry), so I'll walk through it.
The first step of this conversion was to make TargetTransformInfo an
analysis group, and to sink the nonce implementations in
ScalarTargetTransformInfo and VectorTargetTranformInfo into
a NoTargetTransformInfo pass. This allows other passes to add a hard
requirement on TTI, and assume they will always get at least on
implementation.
The TargetTransformInfo analysis group leverages the delegation chaining
trick that AliasAnalysis uses, where the base class for the analysis
group delegates to the previous analysis *pass*, allowing all but tho
NoFoo analysis passes to only implement the parts of the interfaces they
support. It also introduces a new trick where each pass in the group
retains a pointer to the top-most pass that has been initialized. This
allows passes to implement one API in terms of another API and benefit
when some other pass above them in the stack has more precise results
for the second API.
The second step of this conversion is to create a pass that implements
the TargetTransformInfo analysis using the target-independent
abstractions in the code generator. This replaces the
ScalarTargetTransformImpl and VectorTargetTransformImpl classes in
lib/Target with a single pass in lib/CodeGen called
BasicTargetTransformInfo. This class actually provides most of the TTI
functionality, basing it upon the TargetLowering abstraction and other
information in the target independent code generator.
The third step of the conversion adds support to all TargetMachines to
register custom analysis passes. This allows building those passes with
access to TargetLowering or other target-specific classes, and it also
allows each target to customize the set of analysis passes desired in
the pass manager. The baseline LLVMTargetMachine implements this
interface to add the BasicTTI pass to the pass manager, and all of the
tools that want to support target-aware TTI passes call this routine on
whatever target machine they end up with to add the appropriate passes.
The fourth step of the conversion created target-specific TTI analysis
passes for the X86 and ARM backends. These passes contain the custom
logic that was previously in their extensions of the
ScalarTargetTransformInfo and VectorTargetTransformInfo interfaces.
I separated them into their own file, as now all of the interface bits
are private and they just expose a function to create the pass itself.
Then I extended these target machines to set up a custom set of analysis
passes, first adding BasicTTI as a fallback, and then adding their
customized TTI implementations.
The fourth step required logic that was shared between the target
independent layer and the specific targets to move to a different
interface, as they no longer derive from each other. As a consequence,
a helper functions were added to TargetLowering representing the common
logic needed both in the target implementation and the codegen
implementation of the TTI pass. While technically this is the only
change that could have been committed separately, it would have been
a nightmare to extract.
The final step of the conversion was just to delete all the old
boilerplate. This got rid of the ScalarTargetTransformInfo and
VectorTargetTransformInfo classes, all of the support in all of the
targets for producing instances of them, and all of the support in the
tools for manually constructing a pass based around them.
Now that TTI is a relatively normal analysis group, two things become
straightforward. First, we can sink it into lib/Analysis which is a more
natural layer for it to live. Second, clients of this interface can
depend on it *always* being available which will simplify their code and
behavior. These (and other) simplifications will follow in subsequent
commits, this one is clearly big enough.
Finally, I'm very aware that much of the comments and documentation
needs to be updated. As soon as I had this working, and plausibly well
commented, I wanted to get it committed and in front of the build bots.
I'll be doing a few passes over documentation later if it sticks.
Commits to update DragonEgg and Clang will be made presently.
llvm-svn: 171681
2013-01-07 09:37:14 +08:00
|
|
|
PM.add(createARMTargetTransformInfoPass(this));
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2011-12-20 10:50:00 +08:00
|
|
|
void ARMTargetMachine::anchor() { }
|
|
|
|
|
|
2014-06-27 03:30:02 +08:00
|
|
|
ARMTargetMachine::ARMTargetMachine(const Target &T, StringRef TT, StringRef CPU,
|
|
|
|
|
StringRef FS, const TargetOptions &Options,
|
2011-11-16 16:38:26 +08:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2014-06-27 03:30:02 +08:00
|
|
|
CodeGenOpt::Level OL, bool isLittle)
|
|
|
|
|
: ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, isLittle) {
|
2013-05-13 09:16:13 +08:00
|
|
|
initAsmInfo();
|
2010-08-11 15:17:46 +08:00
|
|
|
if (!Subtarget.hasARMOps())
|
|
|
|
|
report_fatal_error("CPU: '" + Subtarget.getCPUString() + "' does not "
|
|
|
|
|
"support ARM mode execution!");
|
2009-06-27 05:28:53 +08:00
|
|
|
}
|
|
|
|
|
|
2014-04-01 23:19:30 +08:00
|
|
|
void ARMLETargetMachine::anchor() { }
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-06-27 03:30:02 +08:00
|
|
|
ARMLETargetMachine::ARMLETargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
|
|
|
|
const TargetOptions &Options,
|
|
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
|
: ARMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-04-01 23:19:30 +08:00
|
|
|
void ARMBETargetMachine::anchor() { }
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-06-27 03:30:02 +08:00
|
|
|
ARMBETargetMachine::ARMBETargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
|
|
|
|
const TargetOptions &Options,
|
|
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
|
: ARMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2011-12-20 10:50:00 +08:00
|
|
|
void ThumbTargetMachine::anchor() { }
|
|
|
|
|
|
2011-07-19 14:37:02 +08:00
|
|
|
ThumbTargetMachine::ThumbTargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
2011-12-03 06:16:29 +08:00
|
|
|
const TargetOptions &Options,
|
2011-11-16 16:38:26 +08:00
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
2014-06-27 03:30:02 +08:00
|
|
|
CodeGenOpt::Level OL, bool isLittle)
|
|
|
|
|
: ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL,
|
|
|
|
|
isLittle) {
|
2013-05-13 09:16:13 +08:00
|
|
|
initAsmInfo();
|
2009-06-27 05:28:53 +08:00
|
|
|
}
|
|
|
|
|
|
2014-04-01 23:19:30 +08:00
|
|
|
void ThumbLETargetMachine::anchor() { }
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-06-27 03:30:02 +08:00
|
|
|
ThumbLETargetMachine::ThumbLETargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
|
|
|
|
const TargetOptions &Options,
|
|
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
|
: ThumbTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-04-01 23:19:30 +08:00
|
|
|
void ThumbBETargetMachine::anchor() { }
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2014-06-27 03:30:02 +08:00
|
|
|
ThumbBETargetMachine::ThumbBETargetMachine(const Target &T, StringRef TT,
|
|
|
|
|
StringRef CPU, StringRef FS,
|
|
|
|
|
const TargetOptions &Options,
|
|
|
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
|
|
|
CodeGenOpt::Level OL)
|
|
|
|
|
: ThumbTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
|
2014-03-28 22:35:30 +08:00
|
|
|
|
2012-02-03 13:12:41 +08:00
|
|
|
namespace {
|
|
|
|
|
/// ARM Code Generator Pass Configuration Options.
|
|
|
|
|
class ARMPassConfig : public TargetPassConfig {
|
|
|
|
|
public:
|
2012-02-04 10:56:59 +08:00
|
|
|
ARMPassConfig(ARMBaseTargetMachine *TM, PassManagerBase &PM)
|
|
|
|
|
: TargetPassConfig(TM, PM) {}
|
2012-02-03 13:12:41 +08:00
|
|
|
|
|
|
|
|
ARMBaseTargetMachine &getARMTargetMachine() const {
|
|
|
|
|
return getTM<ARMBaseTargetMachine>();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
const ARMSubtarget &getARMSubtarget() const {
|
|
|
|
|
return *getARMTargetMachine().getSubtargetImpl();
|
|
|
|
|
}
|
|
|
|
|
|
2014-05-30 18:09:59 +08:00
|
|
|
void addIRPasses() override;
|
2014-03-10 10:09:33 +08:00
|
|
|
bool addPreISel() override;
|
|
|
|
|
bool addInstSelector() override;
|
|
|
|
|
bool addPreRegAlloc() override;
|
|
|
|
|
bool addPreSched2() override;
|
|
|
|
|
bool addPreEmitPass() override;
|
2012-02-03 13:12:41 +08:00
|
|
|
};
|
|
|
|
|
} // namespace
|
|
|
|
|
|
2012-02-04 10:56:59 +08:00
|
|
|
TargetPassConfig *ARMBaseTargetMachine::createPassConfig(PassManagerBase &PM) {
|
|
|
|
|
return new ARMPassConfig(this, PM);
|
2012-02-03 13:12:41 +08:00
|
|
|
}
|
|
|
|
|
|
2014-05-30 18:09:59 +08:00
|
|
|
void ARMPassConfig::addIRPasses() {
|
2014-08-21 22:35:47 +08:00
|
|
|
if (TM->Options.ThreadModel == ThreadModel::Single)
|
|
|
|
|
addPass(createLowerAtomicPass());
|
|
|
|
|
else
|
2014-08-22 05:50:01 +08:00
|
|
|
addPass(createAtomicExpandPass(TM));
|
2014-04-03 19:44:58 +08:00
|
|
|
|
2014-06-20 05:03:04 +08:00
|
|
|
// Cmpxchg instructions are often used with a subsequent comparison to
|
|
|
|
|
// determine whether it succeeded. We can exploit existing control-flow in
|
|
|
|
|
// ldrex/strex loops to simplify this, but it needs tidying up.
|
|
|
|
|
const ARMSubtarget *Subtarget = &getARMSubtarget();
|
|
|
|
|
if (Subtarget->hasAnyDataBarrier() && !Subtarget->isThumb1Only())
|
2014-05-30 18:09:59 +08:00
|
|
|
if (TM->getOptLevel() != CodeGenOpt::None && EnableAtomicTidy)
|
|
|
|
|
addPass(createCFGSimplificationPass());
|
|
|
|
|
|
|
|
|
|
TargetPassConfig::addIRPasses();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
bool ARMPassConfig::addPreISel() {
|
2014-02-18 19:17:29 +08:00
|
|
|
if (TM->getOptLevel() != CodeGenOpt::None)
|
2013-06-20 05:07:11 +08:00
|
|
|
addPass(createGlobalMergePass(TM));
|
2006-05-15 06:18:28 +08:00
|
|
|
|
2010-07-25 05:52:08 +08:00
|
|
|
return false;
|
|
|
|
|
}
|
2007-01-19 15:51:42 +08:00
|
|
|
|
2012-02-03 13:12:41 +08:00
|
|
|
bool ARMPassConfig::addInstSelector() {
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createARMISelDag(getARMTargetMachine(), getOptLevel()));
|
2012-09-27 13:21:41 +08:00
|
|
|
|
|
|
|
|
const ARMSubtarget *Subtarget = &getARMSubtarget();
|
|
|
|
|
if (Subtarget->isTargetELF() && !Subtarget->isThumb1Only() &&
|
|
|
|
|
TM->Options.EnableFastISel)
|
|
|
|
|
addPass(createARMGlobalBaseRegPass());
|
2006-09-04 12:14:57 +08:00
|
|
|
return false;
|
|
|
|
|
}
|
2006-09-19 23:49:25 +08:00
|
|
|
|
2012-02-03 13:12:41 +08:00
|
|
|
bool ARMPassConfig::addPreRegAlloc() {
|
2014-06-17 00:42:53 +08:00
|
|
|
if (getOptLevel() != CodeGenOpt::None)
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createARMLoadStoreOptimizationPass(true));
|
2013-07-29 17:25:50 +08:00
|
|
|
if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA9())
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createMLxExpansionPass());
|
2013-03-16 02:28:25 +08:00
|
|
|
// Since the A15SDOptimizer pass can insert VDUP instructions, it can only be
|
|
|
|
|
// enabled when NEON is available.
|
|
|
|
|
if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA15() &&
|
|
|
|
|
getARMSubtarget().hasNEON() && !DisableA15SDOptimization) {
|
|
|
|
|
addPass(createA15SDOptimizerPass());
|
|
|
|
|
}
|
2009-06-13 17:12:55 +08:00
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
2012-02-03 13:12:41 +08:00
|
|
|
bool ARMPassConfig::addPreSched2() {
|
2011-11-16 16:38:26 +08:00
|
|
|
if (getOptLevel() != CodeGenOpt::None) {
|
2014-06-17 00:42:53 +08:00
|
|
|
addPass(createARMLoadStoreOptimizationPass());
|
|
|
|
|
printAndVerify("After ARM load / store optimizer");
|
2014-05-16 22:11:38 +08:00
|
|
|
|
2013-03-27 20:38:44 +08:00
|
|
|
if (getARMSubtarget().hasNEON())
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createExecutionDependencyFixPass(&ARM::DPRRegClass));
|
2010-11-12 04:50:14 +08:00
|
|
|
}
|
2009-09-30 16:53:01 +08:00
|
|
|
|
2009-11-07 07:52:48 +08:00
|
|
|
// Expand some pseudo instructions into multiple instructions to allow
|
|
|
|
|
// proper scheduling.
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createARMExpandPseudoPass());
|
2009-11-07 07:52:48 +08:00
|
|
|
|
2011-11-16 16:38:26 +08:00
|
|
|
if (getOptLevel() != CodeGenOpt::None) {
|
2013-09-09 22:21:49 +08:00
|
|
|
if (!getARMSubtarget().isThumb1Only()) {
|
|
|
|
|
// in v8, IfConversion depends on Thumb instruction widths
|
2013-11-14 02:29:49 +08:00
|
|
|
if (getARMSubtarget().restrictIT() &&
|
2013-09-09 22:21:49 +08:00
|
|
|
!getARMSubtarget().prefers32BitThumb())
|
|
|
|
|
addPass(createThumb2SizeReductionPass());
|
2012-07-03 03:48:37 +08:00
|
|
|
addPass(&IfConverterID);
|
2013-09-09 22:21:49 +08:00
|
|
|
}
|
2010-06-16 15:35:02 +08:00
|
|
|
}
|
2012-02-03 13:12:41 +08:00
|
|
|
if (getARMSubtarget().isThumb2())
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createThumb2ITBlockPass());
|
2010-06-16 15:35:02 +08:00
|
|
|
|
2009-09-30 16:53:01 +08:00
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
2012-02-03 13:12:41 +08:00
|
|
|
bool ARMPassConfig::addPreEmitPass() {
|
|
|
|
|
if (getARMSubtarget().isThumb2()) {
|
|
|
|
|
if (!getARMSubtarget().prefers32BitThumb())
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createThumb2SizeReductionPass());
|
2011-12-14 10:11:42 +08:00
|
|
|
|
|
|
|
|
// Constant island pass work on unbundled instructions.
|
2012-07-03 03:48:37 +08:00
|
|
|
addPass(&UnpackMachineBundlesID);
|
2011-12-14 10:11:42 +08:00
|
|
|
}
|
2009-07-10 09:54:42 +08:00
|
|
|
|
2014-04-02 17:03:43 +08:00
|
|
|
addPass(createARMOptimizeBarriersPass());
|
2012-07-03 03:48:31 +08:00
|
|
|
addPass(createARMConstantIslandPass());
|
2011-12-14 10:11:42 +08:00
|
|
|
|
2006-09-19 23:49:25 +08:00
|
|
|
return true;
|
|
|
|
|
}
|