maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/atomic-minmax-i6432.ll

56 lines
1.4 KiB
LLVM
Raw Normal View History

X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; RUN: llc -march=x86 -mattr=+cmov,cx16 -mtriple=i386-pc-linux -verify-machineinstrs < %s | FileCheck %s -check-prefix=LINUX
; RUN: llc -march=x86 -mattr=cx16 -mtriple=i386-macosx -relocation-model=pic -verify-machineinstrs < %s | FileCheck %s -check-prefix=PIC
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
@sc64 = external global i64
define void @atomic_maxmin_i6432() {
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: atomic_maxmin_i6432
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
%1 = atomicrmw max i64* @sc64, i64 5 acquire
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: [[LABEL:.LBB[0-9]+_[0-9]+]]
; LINUX: cmpl
X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; LINUX: seta
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: cmovne
; LINUX: cmovne
Print "lock \t foo" instead of "lock \n foo". This gets gas and llc -filetype=obj to agree on the order of prefixes. For llvm-mc we need to fix the asm parser to know that it makes a difference on which line the "lock" is in. Part of pr23594. llvm-svn: 238232
2015-05-27 02:35:10 +08:00
; LINUX: lock cmpxchg8b
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: jne [[LABEL]]
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
%2 = atomicrmw min i64* @sc64, i64 6 acquire
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: [[LABEL:.LBB[0-9]+_[0-9]+]]
; LINUX: cmpl
X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; LINUX: setb
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: cmovne
; LINUX: cmovne
Print "lock \t foo" instead of "lock \n foo". This gets gas and llc -filetype=obj to agree on the order of prefixes. For llvm-mc we need to fix the asm parser to know that it makes a difference on which line the "lock" is in. Part of pr23594. llvm-svn: 238232
2015-05-27 02:35:10 +08:00
; LINUX: lock cmpxchg8b
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: jne [[LABEL]]
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
%3 = atomicrmw umax i64* @sc64, i64 7 acquire
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: [[LABEL:.LBB[0-9]+_[0-9]+]]
; LINUX: cmpl
X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; LINUX: seta
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: cmovne
; LINUX: cmovne
Print "lock \t foo" instead of "lock \n foo". This gets gas and llc -filetype=obj to agree on the order of prefixes. For llvm-mc we need to fix the asm parser to know that it makes a difference on which line the "lock" is in. Part of pr23594. llvm-svn: 238232
2015-05-27 02:35:10 +08:00
; LINUX: lock cmpxchg8b
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: jne [[LABEL]]
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
%4 = atomicrmw umin i64* @sc64, i64 8 acquire
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: [[LABEL:.LBB[0-9]+_[0-9]+]]
; LINUX: cmpl
X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; LINUX: setb
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: cmovne
; LINUX: cmovne
Print "lock \t foo" instead of "lock \n foo". This gets gas and llc -filetype=obj to agree on the order of prefixes. For llvm-mc we need to fix the asm parser to know that it makes a difference on which line the "lock" is in. Part of pr23594. llvm-svn: 238232
2015-05-27 02:35:10 +08:00
; LINUX: lock cmpxchg8b
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
; LINUX: jne [[LABEL]]
ret void
}
; rdar://12453106
@id = internal global i64 0, align 8
define void @tf_bug(i8* %ptr) nounwind {
Mass update to CodeGen tests to use CHECK-LABEL for labels corresponding to function definitions for more informative error messages. No functionality change and all updated tests passed locally. This update was done with the following bash script: find test/CodeGen -name "*.ll" | \ while read NAME; do echo "$NAME" if ! grep -q "^; *RUN: *llc.*debug" $NAME; then TEMP=`mktemp -t temp` cp $NAME $TEMP sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \ while read FUNC; do sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP done sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP mv $TEMP $NAME fi done llvm-svn: 186280
2013-07-14 14:24:09 +08:00
; PIC-LABEL: tf_bug:
X86: expand atomics in IR instead of as MachineInstrs. The logic for expanding atomics that aren't natively supported in terms of cmpxchg loops is much simpler to express at the IR level. It also allows the normal optimisations and CodeGen improvements to help out with atomics, instead of using a limited set of possible instructions.. rdar://problem/13496295 llvm-svn: 212119
2014-07-02 02:53:31 +08:00
; PIC-DAG: movl _id-L1$pb(
; PIC-DAG: movl (_id-L1$pb)+4(
When expanding atomic load arith instructions, do not lose target flags. rdar://12453106 llvm-svn: 165568
2012-10-10 07:48:33 +08:00
%tmp1 = atomicrmw add i64* @id, i64 1 seq_cst
%tmp2 = add i64 %tmp1, 1
%tmp3 = bitcast i8* %ptr to i64*
store i64 %tmp2, i64* %tmp3, align 4
Add missing i64 max/min/umax/umin on 32-bit target - Turn on atomic6432.ll and add specific test case as well llvm-svn: 164616
2012-09-26 02:08:13 +08:00
ret void
}