forked from OSchip/llvm-project
79 lines
2.3 KiB
LLVM
79 lines
2.3 KiB
LLVM
|
; Verify that the .toc section is aligned on an 8-byte boundary.
|
||
|
|
|
||
|
|
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 -filetype=obj -o - | llvm-readobj --sections | FileCheck %s
|
||
|
|
|
||
|
|
define void @test(i32* %a) {
|
||
|
|
entry:
|
||
|
|
%a.addr = alloca i32*, align 8
|
||
|
|
store i32* %a, i32** %a.addr, align 8
|
||
|
|
%0 = load i32*, i32** %a.addr, align 8
|
||
|
|
%incdec.ptr = getelementptr inbounds i32, i32* %0, i32 1
|
||
|
|
store i32* %incdec.ptr, i32** %a.addr, align 8
|
||
|
|
%1 = load i32, i32* %0, align 4
|
||
|
|
switch i32 %1, label %sw.epilog [
|
||
|
|
i32 17, label %sw.bb
|
||
|
|
i32 13, label %sw.bb1
|
||
|
|
i32 11, label %sw.bb2
|
||
|
|
i32 7, label %sw.bb3
|
||
|
|
i32 5, label %sw.bb4
|
||
|
|
i32 3, label %sw.bb5
|
||
|
|
i32 2, label %sw.bb6
|
||
|
|
]
|
||
|
|
|
||
|
|
sw.bb: ; preds = %entry
|
||
|
|
%2 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 2, i32* %2, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb1: ; preds = %entry
|
||
|
|
%3 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 3, i32* %3, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb2: ; preds = %entry
|
||
|
|
%4 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 5, i32* %4, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb3: ; preds = %entry
|
||
|
|
%5 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 7, i32* %5, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb4: ; preds = %entry
|
||
|
|
%6 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 11, i32* %6, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb5: ; preds = %entry
|
||
|
|
%7 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 13, i32* %7, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.bb6: ; preds = %entry
|
||
|
|
%8 = load i32*, i32** %a.addr, align 8
|
||
|
|
store i32 17, i32* %8, align 4
|
||
|
|
br label %sw.epilog
|
||
|
|
|
||
|
|
sw.epilog: ; preds = %entry, %sw.bb6, %sw.bb5, %sw.bb4, %sw.bb3, %sw.bb2, %sw.bb1, %sw.bb
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; CHECK: Name: .toc
|
||
|
|
; CHECK: AddressAlignment: 8
|
||
|
|
; CHECK: Name: .rela.toc
|
||
|
|
|
||
|
|
; This test was generated from the following from PR22711:
|
||
|
|
|
||
|
|
;void test(int *a) {
|
||
|
|
; switch (*a++) {
|
||
|
|
; case 17: *a = 2; break;
|
||
|
|
; case 13: *a = 3; break;
|
||
|
|
; case 11: *a = 5; break;
|
||
|
|
; case 7: *a = 7; break;
|
||
|
|
; case 5: *a = 11; break;
|
||
|
|
; case 3: *a = 13; break;
|
||
|
|
; case 2: *a = 17; break;
|
||
|
|
; }
|
||
|
|
;}
|